

ABSTRACT

This user's guide describes the characteristics, operation, and functionality of the BQ25790 Evaluation Module (EVM). It also describes the equipment, test setup, and software required to operate the EVM. A complete schematic diagram, printed-circuit board (PCB) layouts, and bill of materials (BOM) are also included in this document.

Throughout this user's guide, the abbreviations and terms *EVM*, *BQ25790EVM*, *BMS027*, and *evaluation module* are synonymous with the BQ25790 EVM.

Table of Contents

1 Introduction	
1.1 EVM Features	
1.2 I/O Descriptions	3
1.3 Recommended Operating Conditions	5
2 Test Setup and Results	6
2.1 Equipment	6
2.2 Equipment Setup	6
2.3 Software Setup	7
2.4 Test Procedure	8
3 PCB Layout Guidelines	
4 Board Layout, Schematic and Bill of Materials	
4.1 Schematic	
4.2 Board Layout 4.3 Bill of Materials	
4.3 Bill of Materials	21
5 Revision History	

List of Figures

Figure 2-1. Equipment Test Setup for BMS027A	7
Figure 2-2. Single Bit Registers Section	8
Figure 2-3. Multi-Bit Register Section	9
Figure 2-4. 16-Bit Register Section	9
Figure 2-5. Icon Guide	
Figure 2-6. Chip Configuration	
Figure 2-7. Charger Configuration	10
Figure 2-8. Single-Bit Register Section	11
Figure 2-9. MultiBit Register Section	11
Figure 2-10. OTG Configuration Section	
Figure 2-11. Chip Configuration	
Figure 4-1. BQ25790EVM Schematic Page 1	
Figure 4-2. BQ25790EVM Schematic Page 2	
Figure 4-3. BMS027A Top Layer and Overlay	17
Figure 4-4. BMS027A Signal Layer 1	1 <mark>8</mark>
Figure 4-5. BMS027A Signal Layer 2	19
Figure 4-6. BMS027A Bottom Layer and Overlay	

List of Tables

Table 1-1. Device Data Sheet	3
Table 1-2. EVM Connections	3
Table 1-3. EVM Shunt and Switch Installation	4

1

Table 1-4. Recommended Operating Conditions	5
Table 4-1, BMS027A Bill of Materials	. 21

Trademarks

Microsoft[®] and Windows[®] are registered trademarks of Microsoft Corporation. All trademarks are the property of their respective owners.



WARNING

Hot surface! Contact may cause burns. Do not touch!

Some components may reach high temperatures >55°C when the board is powered on. The user must not touch the board at any point during operation or immediately after operating, as high temperatures may be present.



1 Introduction

The BQ25790 is an integrated switched-mode buck-boost battery charge management device in WCSP package, intended for 1- to 4-series cell Li-ion and Li-polymer batteries. The charger features a narrow VDC architecture (NVDC) which allows the system to be regulated to a minimum value even if the battery is completely discharged. Additionally, the BQ25790 supports input source detection through D+ and D- which is compatible with USB2.0, USB3.0 power delivery, non-standard adapters and many high voltage adapters. With dual input source selection, USB OTG support and an integrated 16-bit multi-channel analog-to-digital converter (ADC), the BQ25790 is a complete charging solution.

1.1 EVM Features

The BQ25790EVM is a complete module for evaluating the BQ25790 in the (WCSP) DSBGA package. Key features of this EVM include:

- Synchronous Switch Mode Buck-Boost Charger for 1s-4s Battery Configuration for 5-A Charging with 10-mA Resolution
- Support for 3.6-V to 24-V Wide Range of Input Sources USB Auto-Detect, USB PD and Wireless Input
- Dual Input Source Selector to Drive Bi-Directional Blocking NFETs
- Power up USB Port from Battery (USB OTG) with 2.8-V to 22-V OTG Output Voltage with 10-mV Resolution
- Low Battery Quiescent Current < 1 µA in Shutdown Mode

The device datasheet, listed in Table 1-1, provides detailed features and operation.

Table 1-1. Device Data Sheet		
Device	Data Sheet	
BQ25790	SLUSDF9	

1.2 I/O Descriptions

Table 1-2 lists the BQ25790EVM board connections and ports.

Connector/Port		Description				
J1 VIN1		Positive rail of the priority input adapter or power supply				
	GND	Ground				
J2	VIN2	Positive rail of the secondary input adapter or power supply				
	GND	Ground				
J3	SYSTEM	Positive rail of the charger system output voltage, typically connected to the system load				
	GND	Ground				
J4	VPMID	Positive rail of the charger output voltage for reverse mode (OTG). This output also shares the rail with VBUS in forward mode				
	GND	Ground				
J5	BATTERY	Positive rail of the charger battery input				
	SNS_BATP	Input connected to the positive terminal of the battery for remote battery voltage measurement				
	SNS_BATN	Input connected to the negative terminal of the battery for remote battery voltage measurement				
	GND	Ground				
J6	USB port	USB Micro B port used for input source type detection and handshaking. Connected to either VIN1 or VIN2				
J7	EXTERNAL THERMISTOR	Input connected to an external battery temperature sensing thermistor				
	GND	Ground				
J8	Communication port	I ² C communication port for use with the EV2300/2400 Interface Board				
J9	Communication port	I ² C communication port for use with the USB2ANY Interface Adapter				

Table 1-2. EVM Connections

Table 1-3 lists the shunt installations available on the EVM, and their respective descriptions.



Table 1-3. EVM Shunt and Switch Installation

Shunt	Description	BQ25790 Setting
JP1	ACDRV1 pin connection to control ACFET1-RBFET1. Connect this to _acdrv1 when utilizing the input protection MOSFETs. Connect this to GND when input protection MOSFETs are not utilized or bypassed.	ACDRV1 to _acdrv1
JP2	ACDRV2 pin connection to control ACFET2-RBFET2. Connect this to _acdrv2 when utilizing the input protection MOSFETs. Connect this to GND when input protection MOSFETs are not utilized or bypassed.	ACDRV2 to _acdrv2
JP3	VAC1 to VBUS bypass connection. Connect this when the input protection MOSFET feature is not desired. This connects the input source on VIN1 to VBUS.	Not Installed
JP4	VAC2 to VBUS bypass connection. Connect this when the input protection MOSFET feature is not desired. This connects the input source on VIN2 to VBUS.	Not Installed
JP5	BAT to BATTERY bypass connection. Connect this when the ship and shutdown mode features are not desired.	Not Installed
JP6	USB Micro B input D- connection to charger D- pin. Connect this when the input source detection and handshake features are desired.	Installed
JP7	USB input positive rail to charger input selection. Connect this to VAC1 to connect the USB input to the priority input rail.	USB_VIN to VAC1
JP8	Charger D+ and D- pin short connection. Connect this to simulate a DCP type adapter for the input source detection and handshake feature.	Not Installed
JP9	BATP pin to BATTERY connection. Connect this when remote battery terminal sensing is not desired and ship and shutdown mode features are being utilized. Do not connect if JP13 is shunt is connected.	Installed
JP10	USB Micro B input D+ connection to charger D+ pin. Connect this when the input source detection and handshake features are desired.	Installed
JP11	SDRV pin connection to control SFET. Disconnect when ship and shutdown mode features are not desired.	Installed
JP12	BATN pin to PGND connection. Connect this when remote battery terminal sensing is not desired.	Installed
JP13	BATP pin to BAT connection. Connect this when remote battery terminal sensing is not desired and ship and shutdown mode features are not being utilized. Do not connect if JP9 is shunt is connected.	Not Installed
JP14	REGN to TS resistor divider network connection. This must remain connected.	Installed
JP15	ILIM_HIZ pin setting for 500 mA. Connect to set the external input current limit setting to 500 mA.	Not Installed
JP16	ILIM_HIZ pin setting for 1.5 A. Connect to set the external input current limit setting to 500 mA.	Installed
JP17	Thermistor COOL temperature setting. Connect jumper to simulate charger entering TCOOL (T1-T2) temperature region.	Not Installed
JP18	Thermistor COLD temperature setting. Connect jumper to simulate charger entering TCOLD (<t1) region.<="" td="" temperature=""><td>Not Installed</td></t1)>	Not Installed
JP19	$\overline{\text{CE}}$ pin connection to ground to enable charging. When removed, $\overline{\text{CE}}$ pin pulls up to disable charge.	Installed
JP20	Thermistor NORMAL temperature setting. Connect jumper to simulate charger entering TNORMAL (T2-T3) temperature region. Keep connected when testing other thermistor temperature settings (JP17 - TCOOL, JP18 - TCOLD, JP21 - TWARM, JP22 - THOT). Remove this jumper whenever using an externally connected thermistor.	Installed
JP21	Thermistor WARM temperature setting. Connect jumper to simulate charger entering TWARM (T3-T5) temperature region.	Not Installed
JP22	Thermistor HOT temperature setting. Connect jumper to simulate charger entering THOT (>T5) temperature region.	Not Installed
JP23	ILIM_HIZ pin setting for HIZ mode. Connect to enter the charger high impedance (HIZ) mode to disable the converter.	Not Installed
JP24	PROG pin setting for 1S, 1.5 MHz. Connect to configure charger default setting to 1S charge regulation voltage, 2-A charging current, and 1.5-MHz switching frequency.	Not Installed
JP25	PROG pin setting for 1S, 750 kHz. Connect to configure charger default setting to 1S charge regulation voltage, 2-A charging current, and 750-kHz switching frequency	Not Installed
JP26	PROG pin setting for 2S, 1.5 MHz. Connect to configure charger default setting to 2S charge regulation voltage, 2-A charging current, and 1.5-MHz switching frequency	Installed

Shunt	Description	BQ25790 Setting
JP27	PROG pin setting for 2S, 750 kHz. Connect to configure charger default setting to 2S charge regulation voltage, 2-A charging current, and 750-kHz switching frequency	Not Installed
JP28	PROG pin setting for 3S, 1.5 MHz. Connect to configure charger default setting to 3S charge regulation voltage, 1-A charging current, and 1.5-MHz switching frequency	Not Installed
JP29	PROG pin setting for 3S, 750 kHz. Connect to configure charger default setting to 3S charge regulation voltage, 1-A charging current, and 750-kHz switching frequency	Not Installed
JP30	PROG pin setting for 4S, 1.5 MHz. Connect to configure charger default setting to 4S charge regulation voltage, 1-A charging current, and 1.5-MHz switching frequency	Not Installed
JP31	PROG pin setting for 4S, 750 kHz. Connect to configure charger default setting to 4S charge regulation voltage, 1-A charging current, and 750-kHz switching frequency	Not Installed
JP32	Input connection for onboard PULLUP rail LDO. Connect to power onboard 3.3-V pull-up rail. LDO input is connected through diode-OR between VBUS and BAT.	Installed
JP33	EV2400 internal pull up to PULLUP connection. Connect to use EV2400 internal 3.3-V pull up to drive the EVM PULLUP rail. ⁽¹⁾	Not Installed
JP34	PG pin LED indicator connection. On PG enabled chargers, this indicates the Power Good status.	Installed
JP35	STAT pin LED indicator connection. This indicates the current charger status.	Installed
JP36	USB2ANY internal pull up to PULLUP connection. Connect to use the USB2ANY internal 3.3-V pull up to drive the EVM PULLUP rail.	Not Installed
S1	QON control switch. Press to either exit Ship Mode or reset the System Power.	Default Off

Table 1-3. EVM Shunt and Switch Installation (continued)

(1) EV2400 internal 3.3-V pullup rail is not active by default. Requires modification to the internal circuit of the EV2400.

1.3 Recommended Operating Conditions

Table 1-4. Recommended Operating Conditions

	Description	Min	Тур	Max	Unit
V(VINx) at J1 or J2	Power supply voltage to the external blocking FETs which allow power to VBUS pin	3.6		24	V
I(INx) into J1 or J2	Power supply current, which can be limited by the charger input current limit feature (IINDPM)	0.01		3.3	А
V(BATTERY) voltage at J5	Battery voltage supported for precharge	2.2	3.8(1S), 7.6(2S), 11.4(3S), 15.2V(4S)	18.8	V
I(BATTERY) out of/into J5	Battery charge current	0.01	2 (1S, 2S), 1(3S, 4S)	5	А
V(SYS) at J3	System voltage regulation range	3.2		19	V
I(SYS) out of J3	System load current	0		5	А

Note

If hotplugging adapters with voltage greater than 15 volts, then TI recommends to install RSNUB1, CSNUB1, RSNUB2, and CSBUB2 as listed on the schematic.

Note

If hotplugging 4 S batteries and a shipFET is installed, then TI recommends to install component CSNUB3 as listed on the schematic.

Note

If hotplugging 4 S batteries and a shipFET is not installed, then TI recommends to install component DVTS as listed on the schematic.



2 Test Setup and Results

2.1 Equipment

This section includes a list of supplies required to perform tests on the BQ25790EVM.

- 1. **Power Supplies for VBUS pin:** Power Supply #1 (PS1): A power supply capable of supplying up to 24 V at 3 A is required.
- 2. Battery Simulator for BAT pin: Load #1 (4-Quadrant Supply): A "Kepco" Load, BOP, 20-5M, DC 0 to ±20 V, 0 to ±5 A (or higher) or a Keithley 2450 3-A sourcemeter. When using both, a 1000-μF or higher, low ESR, 25-V rated or higher connected at the EVM battery and ground terminals is recommended. Alternative Option: A 0–20 V/0–5 A, > 60-W DC electronic load set in a constant voltage loading mode in parallel with a second power supply can be used. The second power supply is set to a voltage slightly below the electronic load's constant voltage setting. When enabled, the charger's charge current then replaces the current provided the second power supply.
- 3. **System load simulator for SYS pin:**Load #2(Electronic load set to constant resistance or Resistive Load): 10 Ω, 5 W (or higher)
- 4. Meters: (6x) "Fluke 75" multimeters, (equivalent or better). Alternative Option: (4x) equivalent voltage meters and (2x) equivalent current meters. The current meters must be capable of measuring at least 5 A. If used in series between the PS#1, Load#1 or Load#2, the meters should be set for manual not auto ranging. Current meters add significant series resistance which affects charger performance.
- 5. **Computer:** A computer with at least one USB port and a USB cable. A valid internet connection is required when using the GUI Composer application.
- 6. **PC Communication Interface:** USB2ANY Interface Adapter (when using the GUI Composer application) or EV2300/2400 USB-Based PC Interface Board (when using Battery Management Studio).

2.2 Equipment Setup

Use the following list to set up the EVM testing equipment. Refer to Figure 2-1 for the test setup connections to the EVM:

- 1. Review the EVM connections in Table 1-2.
- 2. Set PS#1 for 5.0-V, 3-A current limit and then turn off the supply. Connect PS#1 to J1 (VIN1 and PGND).
- 3. Connect a voltage meter across TP21 (VBUS) and TP47 (PGND) to measure the input voltage as seen from the VBUS pins of the charger.
- 4. Connect a voltage meter across TP1 and TP2 (I_VAC1_SENSE) to measure the input current into the VBUS pins through the VIN1 path. Alternatively, you may connect a current meter between PS1 and J1.
- 5. Set Load #1 to constant voltage mode, capable of sinking (for example, compliance) at least 3 A, and output to 5.0 V, and then disable load. Connect Load #1 to J5 (BATTERY and PGND).
- 6. Connect a voltage meter across TP27 (BAT) and TP46 (PGND) to measure the battery voltage as seen from the BAT pins of the charger.
- 7. Connect a voltage meter across TP17 and TP18 (I_BAT_SENSE) to measure the battery charge current out of and discharge current into BAT pins. Alternatively, you may connect a current meter between Load #1 and J5.
- 8. Connect a voltage meter across TP26 (SYS) and TP48 (PGND) to measure the system voltage as seen from the SYS pins of the charger.
- 9. Install shunts as shown in Table 1-3.




Figure 2-1. Equipment Test Setup for BMS027A

2.3 Software Setup

The charger is controlled by a state machine that uses I2C registers and the state machine makes decisions based off of the I2C registers. Software only helps with reading and writing to those registers.

2.3.1 BQSTUDIO using EV2400

Download the latest version of BQSTUDIOTEST. Double click the *Battery Management Studio* installation file and follow the installation steps. The software supports Microsoft[®] Windows[®] XP, 7, and 10 operating systems. Launch BQSTUDIO and select *Charger*. If the EVM configuration file for BQSTUDIO does not appear in the Charger, close BQSTUDIO and either download the .BQZ file from the EVM product folder at www.ti.com or request the file via e2e.ti.com. The file must be saved into C:\XXX\BatteryManagementStudio\config, where XXX is the directory you selected to install BQSTUDIO.

2.3.2 TI Charger GUI for USB2ANY

Navigate to the TI-CHARGER-GUI tool folder. Once user is at the tool page, click on the *Evaluate in the cloud* button. The browser automatically redirectes to the TI Charger GUI landing page. From the landing page, locate the device desired for evaluation and click *Select Device*. Note, that the EVM must be powered and the USB2ANY must be connected to both the EVM and the PC for a connection to be established. Also, update the USB2ANY to the latest version with the USB2ANY Explorer Software.

7

2.4 Test Procedure

2.4.1 Initial Settings

Use the following steps to enable the EVM test setup.

- 1. Make sure Section 2.2 steps have been followed.
- 2. Remove the shunt on JP19 to disable charge.
- 3. Make sure the PROG pin jumpers, JP22-JP29, are set to the desired frequency and cell count.
- 4. If a thermistor is being simulated, then make sure the TS Jumpers are installed to the correct positions.
- 5. If using BQStudio, then launch the BQSTUDIO software and select *Charger* then *BQ25790EVM*, if not already done.
- 6. If using TI Charger GUI, then go to the TI Charger GUI website and select the charger from the list.
- 7. Turn on PS1 and Load #1:
 - Measure \Rightarrow V_{SYS-PGND} (TP26 and TP48) = 8.55 V ±0.2 V
- 8. Verify \overline{PG} LED (D13) is on.

Note

If the \overline{PG} LED is not lit, then confirm a valid PS1 is connected and the correct shunt configuration was placed.

Note

If the device is not communicating and does not ACK, then verify that Section 2.2 and Section 2.4.1 steps have been followed. Verify the voltage across TP42 (PULLUP) and TP49 (AGND) is approximately 3.3 V.

2.4.2 Communication Verification

If using Battery Management Studio, then use the following steps for communications verification.

- 1. In Battery Management Studio, select *READ REGISTER* at the top of the page. *Device ACK OK* appears at the top of the page.
- 2. Select **Field View** in the top right of the screen. Note there are two tabs, one for 8-bit registers and one for 16-bit registers. In the 8-bit tab, there are sections for chip, charger and OTG single-bit and multi-bit registers. In the 16-bit tab are the charger and OTG multi-bit registers for setting voltages and currents. In addition, the ADC registers are on the 16-bit tab.
- 3. Prepare the charge mode charger register settings in the following way if not already set there by default:
 - On the 8-bit Registers tab in the Chip Config Single-bit Registers section,
 - Change Watchdog Timer to disabled.
 - Check the "ShipFET Present?" check box.

Chip Config Single-bit Registers						
Reset all		EN Charge	EN HIZ	[WD Timer RST	
Disable 10s S	DRV Delay	EN OTG Mode	EN 15ms /QON	Wakeup Delay	EN ACDRV2	
EN ACDRV1		EN 750kHz PWM	Disable STAT	6	ShipFET Present?	
EN ADC		Disable IBUS ADC	Disable IBAT AD	ic T	Disable VBUS ADC	
Disable VBAT	ADC	Disable VSYS ADC	Disable TS ADC	; [Disable Die Temp ADC	:
Chip Config Mul	Chip Config Multi-bit Registers					
Watchdog Timer	Disabled		~	SDRV Contr	IDEL	~
ADC Rate	Continuou	s	~	ADC Resolution	on 12-bit	~
ADC Average	Single		~	ADC Average Sta	art Current Value	~

Figure 2-2. Single Bit Registers Section

- On the 8-bit Registers tab in the Charger Multi-bit Registers section,
 - Set the Precharge current to 240 mA.
 - Set ABS VINDPM to 4000 mV.
 - Set VSYSMIN to 7000 mV.








Figure 2-3. Multi-Bit Register Section

- On the 16-bit Registers tab in the Charger Multi-bit Registers section,
- Set the Charge Voltage charging regulation limit to 8400 mV.
- Set the Charge Current to 500 mA.
- Set the input current regulation limit (IINDPM) to 3000 mA.

8	Bit Registers 16 Bi	t Registers			
	Charger Multi-b	it Registers			
	Charge Voltage	8400 mV	~	Charge Current	500 mA ~
	IINDPM	3000 mA	~	ILIM from ICO	1050 mA

Figure 2-4. 16-Bit Register Section

If using TI Charger GUI, then follow these steps.

1. In the TI Charger GUI homepage, select the charger that is in use. At the bottom-left, user should see *Hardware Connected*. Figure 2-5 is a brief description of what the icons on the left side panel mean:

\bigcirc	Home
	Quick Start
ý	Charger Configuration
	Chip Configuration
	OTG Configuration
Ô.	Status and Faults
	I2C Interrupts
A	ADC
÷	Part
	Command Sequence
1	Registers
€	Back

Figure 2-5. Icon Guide

Note

If the EVM is powered but not communicating (for example, does not ACK), then try updating the USB2ANY firmware to the latest version using the software at SLVC695. The software contains steps to press the reset button, on the opposite side of the USB connector to the LED, using a paper clip or narrow pin.

2. Go to the Chip Configuration and set the Watchdog Timer to disabled and check the ShipFET present? box.

TEXAS INSTRUMENTS www.ti.com

Test Setup and Results

n	Chip Configu	Chip Configuration							Auto Read	Off	~	READ ALL REGISTERS	ite Mode	Immediate	~	WHITE REGISTERS
4	Chip Configuration															
ýŕ	Watchdog Timer	Disabled 🗸	WD Timer RST	ĺ	EN HIZ		EN Charge		EN	OTG Mode		Disable both AC	DRV 🗖			
0	EN ACDRV2		EN ACDRV1		EN 750kHz PWM		Disable STAT Pin		Shi	ipFET Present?		SDRV Control	IDE	1. ×		
	SDRV_DLY		WKUP_DLY		EN IBAT Pin		Reset all									

Figure 2-6. Chip Configuration

- 3. Go to the Charger Configuration and set
 - VSYSMIN to 7 V
 - Charge Voltage to 8.4 V
 - Charge Current to 0.5 A
 - Precharge current to 0.24 A
 - IINDPM to 3 A
 - ABS VINDPM to 4.0 V

arging Configuratio											
Charge Voltage	8.400 🗘 V	Charge Current	0.500 🗘	A	VSYSMIN	7.000 🗘 V	VBAT_LOWV	15%*VBATRE(~	Precharge current	0.240 🗘	
CELLS	2s ~	VRCH deglitch	64ms	~	VRCH	0.050 🗘 V	PRECHRG Timer	0.5hr ~	Topoff Timer	Disabled	
TREG Temp	60 C 🗸 🗸	TSHUTdown Temp	150 C	~	JEITA VSET TWARM	Charge Suspe 🗸	JEITA ISET TWARM	Charge Suspe V	JEITA ISET TCOOL	Charge Sus	
JEITA TWARM TS Voltage 48.4%*REGN ~		Ignore TS	Ignore TS		EN TRKLCHRG Timer	EN TRKLCHRG Timer		EN PRECHRG Timer		EN Charge Timer	
EN IBAT Discharge w/ BATOVP		Force IBAT Dischar	ge		EN Charge		EN Termination		Disable PFM in Charge Mode		
Disable Charge OutofAudio		Disable SYS Short Hiccup									
ut Configuration											
IINDPM	3.000 🗘 A	EN IINDPM Registe	r 🗆		ILIM from ICO	0 mA	EN ICO		Force ICO		
EN IBUS OCP		VAC OVP	26 V	~	ABS VINDPM	0.400 C V	Force VINDPM		EN Auto D+D- Detec	t 🗆	

Figure 2-7. Charger Configuration

2.4.3 Charge Mode Verification

Use the following steps for charge mode verification, including precharge, CC and CV phases for boost operation:

- 1. PS1 and Load #1 should be on from Section 2.4.1. In the EVM GUI, it is generally recommended to read REG22-REG27 (or READ ALL REGISTERS) one time in order to show all of the interrupts (from status changes, automated routine completion, faults) that occurred since the last read. Reading those registers a second clears the interrupts. After reading the registers,
 - Verify
 → REG1B reports all Normal, meaning no DPM loops active and no WD timer fault (bits 7-4), VAC1 Present (bit2), VBUS Present (bit 0) and Power Good (bit 3)
- 2. Reinstall the shunt on jumper J19 to enable charge
- Verify ⇒ STAT LED (D14) is lit
- 3. Take measurements as follows:
 - Measure
 → V_{VBUS-PGND} (TP21 and TP45) = 5.0 V ±0.2 V
 - Measure \Rightarrow V_{BAT-PGND} (TP27 and TP46) = 5.0 V ±0.2 V
 - Measure ➡ I_{BAT SENSE} (voltage across 0.01-Ω resistor between TP17 and TP18) = 240 mA ±60 mA
 - Click READ ALL REGISTERS and Verify ⇒ REG1Cb[7:5] reports precharge
- 4. Increase Load #1 regulation voltage to 8.0 V and take measurements as follows:
 - Measure
 → V_{VBUS-PGND} (TP21 and TP45) = 5.0 V ±0.2 V
 - Measure ⇒ V_{BAT-PGND} (TP27 and TP46) = 8.0 V ±0.1 V
 - Measure ➡ I_{BAT SENSE} (voltage across 0.01-Ω resistor between TP17 and TP18) = 500 mA ±50 mA
 - Measure ➡ I_{VAC1 SENSE} (voltage across 0.01-Ω resistor between TP1 and TP2) = 900 mA ±60 mA
 - Click READ ALL REGISTERS and Verify → REG1Cb[7:5] reports fast charge

- Increase Load #1 regulation voltage to 8.4 V and take measurements as follows:
 - Measure ➡ V_{BAT-PGND} (TP27 and TP46) = 8.4 V ±0.04 V
 - Measure ➡ I_{BAT SENSE} (voltage across 0.01-Ω resistor between TP17 and TP18) = 0 mA ±10 mA
 - Click READ ALL REGISTERS and Verify
 → REG1Cb[7:5] reports termination
- 6. Helpful hints when changing voltages and register settings during charge mode:
 - If increasing charge current or adding a load at the SYS J3 terminal, disabling the EN ILIM (EN EXTLIM) bit using 8-bit register tab/Charger Single-bit Registers/REG14b[1] and increasing the IINDPM register setting in 16-bit register tab/Charger Multi-bit Registers/REG06b[8:0] will likely be needed.
 - If increasing the input voltage above 8 V for the charger to enter buck mode, increase the VAC_OVP from 7 V default using 8-bit register tab/Charger Multi-bit Registers/REG10b[5:4].
 - The battery configuration is set at startup using the PROG pin (Jumpers JP24 to JP31). The battery configuration can also be changed using 16-bit register tab/Charger Multi-bit Registers/REG0Ab[7:6]. Note that the SYSMIN and charge current charge with cell configuration.
 - · The status, fault and interrupt bits report are helpful debug tools.

2.4.4 OTG Mode Verification

Use the following steps for OTG mode verification for boost operation:

- 1. Power up then turn off Load#2 output. Set to CR = 12 V/0.5 A = 24 Ω . Disconnect PS1 from J1 and attach Load#2 to J1 (VIN1 and GND).
- 2. Increase Load #1 regulation voltage to 8.0 V and take measurements as follows:
 - Measure ➡ V_{BAT-PGND} (TP27 and TP46) = 8.0 V ±0.1 V
- 3. For BQStudio, prepare the OTG mode charger register settings in the following way:
 - On the 8-bit Registers tab in the Chip Config Single-bit Registers section,
 - Check the EN OTG Mode box
 - Check the EN ACDRV1 box
 - On the 8-bit Registers tab in the OTG Multi-bit Registers section,
 - Set IOTG 1000 mA to change the OTG current limit.

-Chip Config Sing	
Reset all	🗌 EN Charge 📃 EN HiZ
Disable 10s S	DRV Delay EN OTG Mode EN 15ms /QON
EN ACDRV1	EN 750kHz PWM Disable STAT
EN ADC	Disable IBUS ADC Disable IBAT AD
Disable VBAT	ADC Disable VSYS ADC Disable TS ADC
Chip Config Mult	ti-bit Registers
Watchdog Timer	Disabled \sim
ADC Rate	~
ADC Average	~
OTG Single-bit R	legisters
	n OTG 🗌 Disable OTG OutofAudio 🗌 Disable OTG U'
-OTG Multi-bit Re	gisters
IOTG Lin	nit 1000 mA 🗸 🗸

Figure 2-8. Single-Bit Register Section

- On the **16-bit Registers tab** in the OTG Multi-bit Registers section,
- Set the OTG mode regulation voltage to 12000 mV.

		0	•
OTG Multi-bit Reg	isters		
OTG Reg Voltage	12000 mV		

Figure 2-9. MultiBit Register Section

For GUI composer, go to OTG Configuration Section and change the following registers:

- OTG Reg Voltage to 12 V
- IOTG Limit to 1 A.



OTG Configuration

OTG Reg Voltage	12 000 ^	V	IOTG Limit	1 000 ^	

Figure 2-10. OTG Configuration Section

4. Next go to the Chip configuration and check the EN OTG Mode box and EN ACDRV1 box.

Watchdog Timer	Disabled 🗸	WD Timer RST	EN HIZ	EN Charge	EN OTG Mode	
EN ACDRV2		EN ACDRV1	EN 750kHz PWM	Disable STAT Pin	ShipFET Present?	

Figure 2-11. Chip Configuration

- 5. Take measurements as follows:
 - Measure ➡ V_{VBUS-PGND} (TP21 and TP45) = 12.0 V ±0.2 V
 - Measure \Rightarrow V_{AC1-PGND} (TP22 and TP45) = 12.0 V ±0.2 V
 - Click READ ALL REGISTERS
 - Verify ⇒ REG1Bb[6] reports VINDPM or OTG
 - Verify → REG1Cb[4:1] reports VBUS Status as Normal OTG
- 6. Turn on Load#2 output set to CR of 24 Ω .
- 7. Take measurements as follows:
 - Measure ⇒ V_{AC1-PGND} (TP22 and TP45) = 12.0 V ±0.2 V
 - Measure ⇒ I_{AC1-SENSE} (TP1 and TP2) = 500 mA ±0.10 A
- 8. Lower the Load#2 CR to 10 Ω .
- 9. Take measurements as follows to confirm OTG current function:
 - Measure ➡ V_{AC1-PGND} (TP22 and TP45) < 12.0 V ±0.2 V
 - Measure ➡ I_{AC1-SENSE} (TP1 and TP2) = 1000 mA ±0.10 A
 - Click READ ALL REGISTERS and Verify → REG1Bb[7] reports IINDPM
- 10. Tips for further OTG testing:
 - Enabling OTG mode is a two-step process: first enable OTG and then turn on the appropriate AC drive FETs.



3 PCB Layout Guidelines

Careful placement of components is critical in order for the charger to meet specifications. The items below are listed in order of placement priority.

- 1. Place high frequency decoupling capacitors for PMID and SYS (C24 and C26 on the EVM) as close possible to their respective pins and ground pin on the same layer as the charger IC (in other words, no vias) in order to have the smallest current loop.
- 2. Place bulk capacitors for PMID and SYS as close possible to their respective pins and the charger's ground pin on the same layer as the charger IC on the same layer as the charger IC (in other words, no vias).
- 3. Place the REGN capacitor (C34) to ground and BTST capacitors (C3 and C13) to SW as close as possible to their respective pins only using vias for 1 side of each component if necessary.
- 4. Place high frequency decoupling capacitors for VBUS and BAT pins as close as possible to their respective pins. Use at least 2 vias per capacitor terminal if required.
- 5. Place bulk capacitors for VBUS and BAT pins as close as possible to their respective pins. Use at least 2 vias per capacitor terminal if required.
- 6. Place the inductor close to SW1 and SW2 pins. It is acceptable to use multiple vias to make these connections as the vias are only adding small amounts of inductance and resistance to an inductor.
- 7. While this EVM has analog ground (AGND) and power ground (PGND) planes that connect close to the charge GND pin, two grounds not required. Resistors and capacitors used for setting sensitive nodes (for example, ILIM, TS) can use one common ground plane but with their ground terminals connected away from high current ground return paths containing switching noise.

Note that this EVM has test points and jumpers requiring traces out to the PCB edges. Routing these traces required some PCB layout compromises for less critical components than those listed in the first six items above.



4 Board Layout, Schematic and Bill of Materials



4.1 Schematic

Figure 4-1 through Figure 4-2 illustrate the schematic for the BQ25790EVM.








Figure 4-1. BQ25790EVM Schematic Page 1







PULLUP





SCL

R46

10.0



4.2 Board Layout

Figure 4-3 through Figure 4-6 illustrate the PCB board layout.




Figure 4-3. BMS027A Top Layer and Overlay






Figure 4-4. BMS027A Signal Layer 1




Figure 4-5. BMS027A Signal Layer 2






Figure 4-6. BMS027A Bottom Layer and Overlay



4.3 Bill of Materials

The bill of materials is listed in Table 4-1.

Table 4-1.	BMS027A	Bill of I	Materials	

Designator	Quantity	Value	Description	Package Reference	Part Number	Manufacturer
C2, C5	2	1000 pF	CAP, CERM, 1000 pF, 50 V, +/- 1%, C0G/NP0, 0402	0402	GRM1555C1H102FA01D	MuRata
C3, C13	2	0.047µF	CAP, CERM, 0.047 uF, 25 V, +/- 10%, X7R, 0402	0402	GRM155R71E473KA88D	MuRata
C9, C10, C21, C22, C23, C27, C28, C29, C30, C31	10	10 µF	CAP, CERM, 10 uF, 25 V, +/- 10%, X5R, 0805	0805	C2012X5R1E106K125AB	ток
C14, C15, C24, C26	4	0.1µF	CAP, CERM, 0.1 uF, 50 V,+/- 10%, X7R, 0402	0402	C1005X7R1H104K050BE	TDK
C34	1	4.7µF	CAP, CERM, 4.7 uF, 16 V, +/- 10%, X5R, 0603	0603	GRM188R61C475KAAJD	MuRata
C36, C37	2	10 µF	CAP, CERM, 10 uF, 25 V, +/- 20%, X5R, 0603	0603	GRT188R61E106ME13D	MuRata
C41, C42	2	0.1µF	CAP, CERM, 0.1 uF, 25 V, +/- 10%, X5R, 0402	0402	GRM155R61E104KA87D	MuRata
D2, D5	2	12 V	Diode, Zener, 12 V, 300 mW, SOD-523	SOD-523	BZT52C12T-7	Diodes Inc.
D11, D12	2	30 V	Diode, Schottky, 30 V, 0.2 A, SOD-323	SOD-323	BAT54HT1G	ON Semiconductor
D13, D14	2	Green	LED, Green, SMD	1.6x0.8x0.8mm	LTST-C190GKT	Lite-On
H1, H2, H3, H4	4		Bumpon, Hemisphere, 0.44 X 0.20, Clear	Transparent Bumpon	SJ-5303 (CLEAR)	3M
J1, J2, J3, J4	4		Terminal Block, 5.08 mm, 2x1, Brass, TH	2x1 5.08 mm Terminal Block	ED120/2DS	On-Shore Technology
J5	1		Terminal Block, 5.08 mm, 4x1, Brass, TH	4x1 5.08 mm Terminal Block	ED120/4DS	On-Shore Technology
J6	1		Connector, Receptacle, Micro-USB Type B, R/A, Bottom Mount SMT	7.5x2.45x5mm	0473460001	Molex
J7	1		Terminal Block, 3.5 mm, 2x1, Tin, TH	Terminal Block, 3.5 mm, 2x1, TH	0393570002	Molex
J8	1		Header (friction lock), 100mil, 4x1, R/A, TH	4x1 R/A Header	0022053041	Molex
J9	1		Header (shrouded), 100mil, 5x2, High-Temperature, Gold, TH	5x2 Shrouded header	N2510-6002-RB	3M
JP1, JP2, JP7	3		Header, 100mil, 3x1, Tin, TH	Header, 3 PIN, 100mil, Tin	PEC03SAAN	Sullins Connector Solutions
JP3, JP4, JP5	3		Header, 100mil, 2x1, Gold, TH	Header, 100mil, 2x1, TH	HTSW-102-07-G-S	Samtec



Table 4-1. BMS027A Bill of Materials (continued)

Designator	Quantity	Value	Description	Package Reference	Part Number	Manufacturer
JP6, JP8, JP9, JP10, JP11, JP12, JP13, JP14, JP15, JP16, JP17, JP18, JP19, JP20, JP21, JP22, JP23, JP24, JP25, JP26, JP27, JP28, JP29, JP30, JP31, JP32, JP33, JP34, JP35, JP36	30		Header, 100mil, 2x1, Tin, TH	Header, 2 PIN, 100mil, Tin	PEC02SAAN	Sullins Connector Solutions
L2	1	1 µH	Inductor, Shielded, Ferrite, 1 uH, 11.1 A, 0.0078 ohm, SMD	SMD 7.1x3.0x6.5mm	SPM6530T-1R0M120	ток
Q1, Q2, Q3, Q4	4	30 V	MOSFET, N-CH, 30 V, 60 A, DNH0008A (VSONP-8)	DNH0008A	CSD17581Q3A	Texas Instruments
Q5	1	30 V	MOSFET, N-CH, 30 V, 60 A, DQG0008A (VSON- CLIP-8)	DQG0008A	CSD17575Q3	Texas Instruments
R2, R6, R11, R12, R13	5	0.01	RES, 0.01, 1%, 1 W, 2010	2010	WSL2010R0100FEA18	Vishay-Dale
R4, R9	2	294	RES, 294, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	0603	CRCW0603294RFKEA	Vishay-Dale
R16	1	0	RES, 0, 5%, 0.1 W, AEC-Q200 Grade 0, 0603	0603	CRCW06030000Z0EA	Vishay-Dale
R17, R18	2	100	RES, 100, 1%, 0.1 W, 0603	0603	RC0603FR-07100RL	Yageo
R19	1	5.23k	RES, 5.23 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW04025K23FKED	Vishay-Dale
R20, R27, R41, R42, R43, R44	6	10.0k	RES, 10.0 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW040210K0FKED	Vishay-Dale
R21	1	7.68k	RES, 7.68 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW04027K68FKED	Vishay-Dale
R22	1	255k	RES, 255 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	0603	CRCW0603255KFKEA	Vishay-Dale
R23	1	127k	RES, 127 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	0603	CRCW0603127KFKEA	Vishay-Dale
R24	1	0	RES, 0, 1%, 0.5 W, 0805	0805	5106	Keystone
R25	1	100k	RES, 100 k, 1%, 0.1 W, 0603	0603	RC0603FR-07100KL	Yageo
R26	1	30.1k	RES, 30.1 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW040230K1FKED	Vishay-Dale
R28	1	4.87k	RES, 4.87 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW04024K87FKED	Vishay-Dale
R29	1	3.00k	RES, 3.00 k, 1%, 0.1 W, 0603	0603	RC0603FR-073KL	Yageo
R30	1	4.70k	RES, 4.70 k, 1%, 0.1 W, 0603	0603	RC0603FR-074K7L	Yageo
R31	1	6.04k	RES, 6.04 k, 1%, 0.1 W, 0603	0603	RC0603FR-076K04L	Yageo
R32	1	8.20k	RES, 8.20 k, 1%, 0.1 W, 0603	0603	RC0603FR-078K2L	Yageo
R33	1	10.5k	RES, 10.5 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	0603	CRCW060310K5FKEA	Vishay-Dale
R34	1	13.7k	RES, 13.7 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	0603	CRCW060313K7FKEA	Vishay-Dale
R35	1	17.4k	RES, 17.4 k, 1%, 0.1 W, 0603	0603	RC0603FR-0717K4L	Yageo
R36	1	27.0k	RES, 27.0 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	0603	ERJ-3EKF2702V	Panasonic



Value Package Reference Part Number Manufacturer Designator Quantity Description R37, R38, R45 3 10.0 RES, 10.0, 1%, 0.25 W, AEC-Q200 Grade 0, 1206 1206 FRJ-8FNF10R0V Panasonic 2 R39 R40 2 21k RES. 2.21 k. 1%. 0.063 W. AEC-Q200 Grade 0. 0402 0402 CRCW04022K21FKFD Vishav-Dale Switch, Normally open, 2.3N force, 200k operations, KSR S1 1 KSR221GLFS **C&K** Components SMD SH-JP1, SH-JP2, SH-JP6, SH-JP7, SH-JP9, SH-JP10, SH-JP11, SH-JP12, SH-JP14, 16 1x2 Shunt, 100mil, Gold plated, Black Shunt SNT-100-BK-G Samtec SH-JP16. SH-JP19. SH-JP20. SH-JP26. SH-JP32, SH-JP34, SH-JP35 TP1, TP2, TP3, TP6, TP7, TP10, TP11, TP12, TP13, TP14, TP15, TP16, TP17, TP18, TP26, TP27, 31 Test Point, Miniature, White, TH White Miniature Testpoint 5002 Keystone TP28, TP29, TP30, TP31, TP32, TP33, TP34, TP35, TP36, TP37, TP38, TP39, TP40, TP41, TP42 TP19, TP20, TP21, 4 5000 Test Point, Miniature, Red, TH **Red Miniature Testpoint** Keystone TP22 **Orange Miniature** TP23, TP24 2 Test Point, Miniature, Orange, TH 5003 Keystone Testpoint TP25 1 Test Point, Miniature, Yellow, TH Yellow Miniature Testpoint 5004 Keystone TP43. TP44. TP45. Testpoint Keystone Com 5016 6 Test Point, Compact, SMT Keystone TP46. TP47. TP48 pact U1 1 BQ25790, PREYBG0056 (DSBGA-56) PREYBG0056 BQ25790YBG **Texas Instruments** 100 mA, Quasi Low-Dropout Linear Voltage Regulator, DBZ0003A U2 1 LM3480IM3-3.3/NOPB **Texas Instruments** 3-pin SOT-23, Pb-Free C1, C4, C18 0 1 µF CAP, CERM, 1 uF, 25 V, +/- 10%, X7R, 0805 0805 GRM219R71E105KA88D MuRata 0 C6. C12 2200 pF CAP. CERM. 2200 pF. 50 V. +/- 5%. C0G/NP0. 0603 0603 GRM1885C1H222JA01D MuRata C7. C8. C19. C20. 0 0805 10 µF CAP, CERM, 10 uF, 25 V, +/- 10%, X5R, 0805 C2012X5R1E106K125AB TDK C32 C11. C39 0 1000 pF CAP, CERM, 1000 pF, 50 V, +/- 5%, C0G/NP0, 0402 0402 GRM1555C1H102JA01D MuRata C16, C17 0 0.01µF CAP, CERM, 0.01 uF, 50 V, +/- 5%, X7R, 0402 0402 C0402C103J5RACTU Kemet C25, C33 0 33 µF CAP, TA, 33 uF, 35 V, +/- 20%, 0.065 ohm, SMD 7343-31 T521D336M035ATE065 Kemet C35 0 0.1µF 0402 MuRata CAP. CERM. 0.1 uF. 25 V. +/- 10%. X5R. 0402 GRM155R61E104KA87D C38 0 10 µF CAP, CERM, 10 uF, 25 V, +/- 20%, X5R, 0603 0603 GRT188R61E106ME13D MuRata

Table 4-1. BMS027A Bill of Materials (continued)



Designator	Quantity	Value	Description	Package Reference	Part Number	Manufacturer
C40	0	1000 pF	CAP, CERM, 1000 pF, 50 V, +/- 1%, C0G/NP0, 0402	0402	GRM1555C1H102FA01D	MuRata
D1, D4, D10	0	40 V	Diode, Schottky, 40 V, 0.38 A, SOD-523	SOD-523	ZLLS350TA	Diodes Inc.
D3, D6, D7, D8	0	30 V	Diode, Schottky, 30 V, 1 A, SOD-123	SOD-123	B130LAW-7-F	Diodes Inc.
D9	0	12 V	Diode, Zener, 12 V, 300 mW, SOD-523	SOD-523	BZT52C12T-7	Diodes Inc.
FID1, FID2, FID3, FID4, FID5, FID6	0		Fiducial mark. There is nothing to buy or mount.	N/A	N/A	N/A
L1	0	1 µH	Inductor, 1 uH, 3.2 A, 0.028 ohm, SMD	2.5x2mm	MPIM252010F1R0M-LF	Microgate
R1, R5, R14	0	0	RES, 0, 1%, 0.5 W, 0805	0805	5106	Keystone
R3, R7, R15	0	100k	RES, 100 k, 1%, 0.0625 W, 0402	0402	RC0402FR-07100KL	Yageo America
R8, R10	0	2.0	RES, 2.0, 5%, 0.1 W, AEC-Q200 Grade 0, 0603	0603	CRCW06032R00JNEA	Vishay-Dale
SH-JP3, SH-JP4, SH- JP5, SH-JP8, SH- JP13, SH-JP15, SH- JP17, SH-JP15, SH- JP21, SH-JP22, SH- JP23, SH-JP24, SH- JP25, SH-JP27, SH- JP28, SH-JP29, SH- JP30, SH-JP31, SH- JP33, SH-JP36	0	1x2	Shunt, 100mil, Gold plated, Black	Shunt	SNT-100-BK-G	Samtec
TP4, TP5, TP8, TP9	0		Test Point, Miniature, White, TH	White Miniature Testpoint	5002	Keystone

Table 4-1. BMS027A Bill of Materials (continued)



5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (July 2022) to Revision D (July 2023)	Page
Changed Figure 4-1	15
Changes from Revision B (March 2022) to Revision C (July 2022)	Page
Changed Equipment section	6
 Changed Equipment section Changed Figure 2-1 	6
Added section about using a USB2ANY device. Changed section on BQStudio to tell the user	to change input
boxes instead of putting in binary numbers into the register window	
Changed Communication Verification section	8
Changed Charge Mode Verification section	10
Changed OTG Mode Verification section	11
Changes from Revision A (July 2020) to Revision B (March 2022)	Page
Changed TP45 to TP47 in step 3 in Section 2.2	6
Changed JP18 to JP19 in step 2 in Section 2.4.1	8

CI	hanges from Revision * (June 2020) to Revision A (July 2020)	Page
•	Changed Figure 2-1	6
	Changed Figure 4-1	
	Changed Table 4-1	
	5	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated