IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated
EVM IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation kit being sold by TI is intended for use for ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY and is not considered by TI to be fit for commercial use. As such, the goods being provided may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product incorporating the goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this evaluation kit not meet the specifications indicated in the EVM User’s Guide, the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Please be aware that the products received may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the product, it is the user’s responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the EVM User’s Guide and, specifically, the EVM Warnings and Restrictions notice in the EVM User’s Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact the TI application engineer.

Persons handling the product must have electronics training and observe good laboratory practice standards.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated
DYNAMIC WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of 2.7–5.5 V and the output current range of 0 mA to 200 mA.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User’s Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 85°C. The EVM is designed to operate properly with certain components above 85°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User’s Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address:
Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated
About This Manual

This user’s guide describes the TPS793xxEVM LDO regulator evaluation module (SLVP191). Each EVM package contains one SLVP191 test board, with either a TPS79301DBV linear regulator or a TPS79328DBV linear regulator, as well as supporting passive components. The SLVP191 test board provides a convenient method of evaluating the performance of the TPS793xx linear regulator family as well as other SOT–23 packaged linear regulators with the same pinout.

How to Use This Manual

- Chapter 1—Introduction
- Chapter 2—EVM Test Setup
- Chapter 3—Test Results

Related Documentation From Texas Instruments

- TPS793xx data sheet (literature number SLVS348)
1 Introduction ................................................................. 1-1
  1.1 TPS793xx Family of LDO Regulators .............................. 1-2
  1.2 EVM Design Strategy .................................................. 1-2
  1.3 Schematic ............................................................... 1-3
  1.4 Bill of Materials ....................................................... 1-4
  1.5 Board Layout ........................................................... 1-5

2 EVM Test Setup .......................................................... 2-1

3 Test Results ............................................................... 3-1

Figures

1–1 TPS79301 Board Schematic ............................................. 1-3
1–2 TPS79328 Board Schematic ............................................. 1-3
1–3 Top Layer ..................................................................... 1-5
1–4 Bottom Layer .............................................................. 1-5
1–5 Assembly Drawing—Top .................................................. 1-6
2–1 Recommended TPS793xxEVM Test Setup ............................. 2-1
3–1 Line Transient Response ................................................... 3-1
3–2 Ripple Rejection ........................................................... 3-2

Tables

1–1 SLVP191 Bill of Materials ................................................. 1-4
Introduction

This user’s guide describes the TPS793xxEVM LDO regulator evaluation module (SLVP191). Each EVM package contains one SLVP191 test board, with either a TPS79301DBV linear regulator or a TPS79328DBV linear regulator, as well as supporting passive components.

<table>
<thead>
<tr>
<th>Topic</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1 TPS793xx Family of LDO Regulators</td>
<td>1–2</td>
</tr>
<tr>
<td>1.2 EVM Design Strategy</td>
<td>1–2</td>
</tr>
<tr>
<td>1.3 Schematic</td>
<td>1–3</td>
</tr>
<tr>
<td>1.4 Bill of Materials</td>
<td>1–4</td>
</tr>
<tr>
<td>1.5 Board Layout</td>
<td>1–5</td>
</tr>
</tbody>
</table>
1.1 TPS793xx Family of LDO Regulators

Like all LDO linear regulators, the TPS793xx family of LDO regulators use a series pass element and feedback network, including an error amplifier and voltage reference, to provide a regulated output voltage from a slightly higher, possibly varying input voltage. However, these regulators have been optimized to reduce ripple and noise on the output. For example, advanced feedback compensation techniques were used to increase the bandwidth and open loop gain of the feedback network while maintaining stability with any 2.2-µF ceramic capacitor. Since PSRR is directly proportional to the frequency response of the loop of the error amplifier, these regulators’ higher loop gain and larger bandwidth result in better PSRR over a wider range of frequencies than standard regulators. In addition to circuit design optimization to reduce circuit noise, the primary contributor to the noise of any regulator, the bandgap reference, has been pinned out to allow further noise reduction through the use of a filtering capacitor. Capabilities of this regulator include:

- 200-mA load current
- TPS793xx family is available in 1.8-V, 2.5 V, 2.8 V, 2.85 V, 3.0 V, 3.3-V, 4.75-V, and adjustable with positive ENABLE.
- PSRR of 75 dB at 10 kHz
- Approximately 30-µV output noise
- Start-up in approximately 60 µs
- Excellent line and load transient responses
- Very low dropout voltage
- 5-Pin SOT23 (DBV) package to minimize board space consumption

1.2 EVM Design Strategy

The purpose of this EVM is to facilitate evaluation of the TPS793xx family of LDO regulators. Each EVM package contains one SLVP191 test board, with either a TPS79301DBV linear regulator or a TPS79328DBV linear regulator, as well as supporting passive components. The TPS79301DBV adjustable device has been configured to provide 1.5-V output, and the TPS79328DBV provides a 2.8-V output. The board’s small size and side clips facilitate attaching it to other PCBs as a power module.

The board has additional passive components that can be configured to test other SOT–23 packaged regulators with the same pin-out.
### 1.3 Schematic

Figures 1–1 and 1–2 show the SLVP191 schematic diagram that is used in the TPS793xxEVM.

**Figure 1–1. TPS79301 Board Schematic**

![TPS79301 Board Schematic Diagram]

**Figure 1–2. TPS79328 Board Schematic**

![TPS79328 Board Schematic Diagram]
### 1.4 Bill of Materials

Table 1–2 lists materials required for the SLVP191.

**Table 1–1. SLVP191 Bill of Materials**

<table>
<thead>
<tr>
<th>Ref</th>
<th>Des</th>
<th>Description</th>
<th>Size</th>
<th>MFR</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>79301</td>
<td>79328</td>
<td>C1</td>
<td>Capacitor, ceramic, 1.0 μF, 6.3 V, 10%</td>
<td>603</td>
<td>Murata</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>C2</td>
<td>Capacitor, ceramic, 0.0047 μF, . . .</td>
<td>603</td>
<td>Murata</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>C3</td>
<td>Capacitor, ceramic, 4.7 μF, 16 V, X5R, 15%</td>
<td>1206</td>
<td>Murata</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>C4</td>
<td>Capacitor, ceramic, 100 pF, 50 V, C0G, 5%</td>
<td>603</td>
<td>Murata</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>J1</td>
<td>Clip, surface-mount, 0.040 board, 0.090 standoff</td>
<td>0.100”</td>
<td>NAS Interplex</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>J2</td>
<td>Clip, surface-mount, 0.040 board, 0.090 standoff</td>
<td>0.100”</td>
<td>NAS Interplex</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>J3</td>
<td>Clip, surface-mount, 0.040 board, 0.090 standoff</td>
<td>0.100”</td>
<td>NAS Interplex</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>J4</td>
<td>Clip, surface-mount, 0.040 board, 0.090 standoff</td>
<td>0.100”</td>
<td>NAS Interplex</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>R1</td>
<td>Resistor, chip, 10 kΩ, 1/16 W, 1%</td>
<td>603</td>
<td>Std</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>R2</td>
<td>Not used</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>R3</td>
<td>Resistor, chip, 30.1 kΩ, 1/16 W, 1%</td>
<td>603</td>
<td>Std</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>R4</td>
<td>Not used</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>U1</td>
<td>IC, high PSRR, low noise LDO, adj output, 100 mA</td>
<td>SOT23–6</td>
<td>TI</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>U2</td>
<td>IC, high PSRR, low noise LDO, 2.8 V, 200 mA</td>
<td>SOT23–5</td>
<td>TI</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>PCB</td>
<td>0.705 in × 0.570 in × 0.031</td>
<td>Any</td>
<td>SLVP191</td>
</tr>
</tbody>
</table>
1.5 Board Layout

Figures 1–3 and 1–4 show the board layout for the TPS793xxEVM.

Figure 1–3. Top Layer

Figure 1–4. Bottom Layer
Figure 1–5. Assembly Drawing—Top
This chapter provides recommended test equipment and procedures for performing evaluations using the TPS793xxEVM. Figure 2–1 shows the test setup.

Figure 2–1. Recommended TPS793xxEVM Test Setup
The settings for the test equipment shown in Figure 2–1 are described below:

- Power amplifier capable of $dv/dt = 1 \text{ V/µs}$ and with at least 1-A current limit connected to IN (J2) and GND (J3).

- Function generator capable of generating both a 10-kHz, 1-Vpp sine wave and a 1-V square wave connected to the input of the power amplifier.

- Oscilloscope with channel 1 connected to IN (J2), and channel 2 connected to OUT (J3). Set the oscilloscope to trigger off of the rising edge of channel 1 of the oscilloscope.

- Appropriately sized resistance for desired output current between OUT (J4) and GND (J3).

Powering up the device, the power amplifier, and function generator results in oscilloscope plots similar to those in Chapter 3.
This chapter provides laboratory test results of the TPS793xxEVM.

Figure 3–1 shows the line transient response of the TPS79328DBV device. The input voltage is set to 3.8 V and then a 1-V step is applied. The output load is 100 mA. Channel 1 is \( V_i \). Channel 2 is \( V_o \), ac-coupled.

Figure 3–1. Line Transient Response
Figure 3–2 shows the ripple rejection capabilities of the TPS79328DBV device. The input voltage is set to 5 V and a 1-V_\text{pp} sine wave is added to the input dc voltage. The output load is 100 mA. Channel 1 is V_I. Channel 2 is V_O. Both are ac-coupled.

Figure 3–2. Ripple Rejection