



Table of Contents

1 Introduction	2
1.1 Background.....	2
1.2 Performance Specification Summary.....	2
1.3 Modifications.....	3
2 Test Setup and Results	3
2.1 Input / Output Connections.....	3
2.2 Start-Up Procedure.....	4
2.3 Efficiency.....	4
2.4 Light Load Efficiency.....	5
2.5 Load Regulation.....	5
2.6 Line Regulation.....	6
2.7 Load Transient Response.....	6
2.8 Output Voltage Ripple.....	7
2.9 Input Voltage Ripple.....	7
2.10 Start=Up.....	8
3 Board Layout	10
3.1 Layout.....	10
4 Schematic, Bill of Materials and Reference	14
4.1 Schematic.....	14
4.2 Bill of Materials.....	14
4.3 Reference.....	14
5 Revision History	15

List of Figures

Figure 2-1. TPS54426EVM-608 Efficiency.....	4
Figure 2-2. TPS54426EVM-608 Light Load Efficiency.....	5
Figure 2-3. TPS54426EVM-608 Load Regulation.....	5
Figure 2-4. TPS54426EVM-608 Line Regulation.....	6
Figure 2-5. TPS54426EVM-608 Load Transient Response.....	6
Figure 2-6. TPS54426EVM-608 Output Voltage Ripple.....	7
Figure 2-7. TPS54426EVM-608 Input Voltage Ripple.....	7
Figure 2-8. TPS54426EVM-608 Start Up.....	8
Figure 2-9. TPS54426EVM-608 Start-Up Relative to Enable.....	9
Figure 3-1. Top Assembly.....	10
Figure 3-2. Top Layer.....	11
Figure 3-3. Internal Layer 1.....	11
Figure 3-4. Internal Layer 2.....	12
Figure 3-5. Bottom Layer as Seen from Back Side.....	12
Figure 3-6. Bottom Assembly as Seen from Back Side.....	13
Figure 4-1. TPS54426EVM-608 Schematic Diagram.....	14

List of Tables

Table 1-1. Input Voltage and Output Current Summary.....	2
Table 1-2. TPS54426 EVM and Performance Specifications Summary.....	2
Table 1-3. Output Voltages.....	3
Table 2-1. Connection and Test Points.....	4
Table 4-1. Bill of Materials.....	14

Trademarks

D-CAP2™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

1 Introduction

This user's guide contains background information for the TPS54426 as well as support documentation for the TPS54426EVM-608 evaluation module. Also included are the performance specifications, schematic, and the bill of materials for the TPS54426EVM-608.

1.1 Background

The TPS54426 is a single, adaptive on-time D-CAP2™ mode synchronous buck converter that requires a very low external component count. The D-CAP2™ control circuit is optimized for low-ESR output capacitors such as POSCAP, SP-CAP, or ceramic types and features fast transient response with no external compensation. The switching frequency is internally set at a nominal 700 kHz. The high-side and low-side switching MOSFETs are incorporated inside the TPS54426 package along with the gate drive circuitry. The low drain-to-source on resistance of the MOSFETs allows the TPS54426 to achieve high efficiencies and helps keep the junction temperature low at high output currents. The TPS54426 also has an auto-skip Eco-mode to enable higher efficiency at light loads. The TPS54426 DC/DC synchronous converter is designed to provide up to a 4-A output from an input voltage source of 4.5 V to 18 V. The output voltage range is from 0.76-V to 5.5-V voltage. The output current range for the evaluation module are given in [Table 1-1](#).

Table 1-1. Input Voltage and Output Current Summary

EVM	INPUT VOLTAGE RANGE	OUTPUT VOLTAGE AND CURRENT RANGE
TPS54426EVM-608	$V_{IN} = 4.5 \text{ V to } 18 \text{ V}$	$V_{OUT} = 1.05 \text{ V, } 0 \text{ A to } 4 \text{ A}$

1.2 Performance Specification Summary

A summary of the TPS54426EVM-608 performance specifications is provided in [Table 1-2](#). Specifications are given for an input voltage of $V_{IN} = 12 \text{ V}$ and an output voltage of 1.05 V, unless otherwise noted. The ambient temperature is 25°C for all measurement, unless otherwise noted.

Table 1-2. TPS54426 EVM and Performance Specifications Summary

SPECIFICATIONS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range (V_{IN})			4.5	12	18	V
CH1	Output voltage			1.05		V
	Operating frequency	$V_{IN} = 12 \text{ V, } I_O = 1 \text{ A}$		675		kHz
	Output current range		0		4	A
	Over current limit	$V_{IN} = 12 \text{ V, } L_O = 1.5 \mu\text{H}$		5.4		A
	Output ripple voltage	$V_{IN} = 12 \text{ V, } I_O = 4 \text{ A}$		7		mV _{PP}

1.3 Modifications

These evaluation modules are designed to provide access to the feature of the TPS54426. Some modifications can be made to this module.

1.3.1 Output Voltage Set Point

To change the output voltage of the EVMs, it is necessary to change the value of resistor R1. Changing the value of R1 can change the output voltage above 0.765 V. The value of R1 for a specific output voltage can be calculated using [Equation 1](#) and [Equation 2](#).

For output voltage from 0.76 V to 2.5 V:

$$V_O = 0.765 \times \left(1 + \frac{R1}{R2}\right) \quad (1)$$

For output voltage over 2.5 V:

$$V_O = (0.763 + 0.0017 \times V_O) \times \left(1 + \frac{R1}{R2}\right) \quad (2)$$

[Table 1-3](#) lists the R1 value for some common output voltages. For higher output voltages of 1.8 V or above, a feedforward capacitor (C2) can be required to improve phase margin, and is recommended for auto skip Eco-mode stability. Pads for this component (C2) are provided on the printed circuit board. Note that the values given in [Table 1-3](#) are standard values, and not the exact value calculated using [Table 1-3](#).

Table 1-3. Output Voltages

OUTPUT VOLTAGE (V)	R1 (kΩ)	R2 (kΩ)	C2 (pF)	L1 (μH)
1.0	6.81	22.1		1.5
1.05	8.25	22.1		1.5
1.2	12.7	22.1		1.5
1.8	30.1	22.1	10 - 22	2.2
2.5	49.9	22.1	10 - 22	2.2
3.3	73.2	22.1	10 - 22	2.2
5.0	121	22.1	10 - 22	3.3

2 Test Setup and Results

This section describes how to properly connect, set up, and use the TPS54426EVM-608. The section also includes test results typical for the following:

- Evaluation modules and efficiency
- Output load regulation
- Output line regulation
- Load transient response
- Output voltage ripple
- Input voltage ripple
- Start-up
- Switching frequency

2.1 Input / Output Connections

The TPS54426EVM-608 is provided with input/output connectors and test points as shown in [Table 2-1](#). A power supply capable of supplying 2 A must be connected to J1 through a pair of 20 AWG wires. The load must be connected to J2 through a pair of 20 AWG wires. The maximum load current capability is 4 A. Wire lengths must be minimized to reduce losses in the wires. Test point TP1 provides a place to monitor the V_{IN} input voltages with TP2 providing a convenient ground reference. TP8 is used to monitor the output voltage with TP9 as the ground reference.

Table 2-1. Connection and Test Points

REFERENCE DESIGNATOR	FUNCTION
J1	V_{IN} (see Table 1-1 for V_{IN} range)
J2	V_{OUT} , 1.05 V at 4 A maximum
JP1	EN control. Connect EN to OFF to disable, connect EN to ON to enable.
TP1	V_{IN} test point at V_{IN} connector
TP2	GND test point at V_{IN}
TP3	EN test point
TP4	Analog ground test point
TP5	Switch node test point
TP6	Power good test point
TP7	Output voltage test point
TP8	Ground test point at output connector

2.2 Start-Up Procedure

1. Make sure the jumper at JP1 (Enable control) is set from EN to OFF.
2. Apply appropriate VIN voltage to VIN and PGND terminals at J1.
3. Move the jumper at JP1 (Enable control) to cover EN and ON. The EVM will enable the output voltage.

2.3 Efficiency

[Figure 2-1](#) shows the efficiency for the TPS54426EVM-608 at an ambient temperature of 25°C.




Figure 2-1. TPS54426EVM-608 Efficiency

2.4 Light Load Efficiency

Figure 2-2 shows the efficiency at light loads for the TPS54426EVM-608 at an ambient temperature of 25°C.




Figure 2-2. TPS54426EVM-608 Light Load Efficiency

2.5 Load Regulation

The load regulation for the TPS54426EVM-608 is shown Figure 2-3.




Figure 2-3. TPS54426EVM-608 Load Regulation

2.6 Line Regulation

The line regulation for the TPS54426EVM-608 is shown [Figure 2-4](#).




Figure 2-4. TPS54426EVM-608 Line Regulation

2.7 Load Transient Response

The TPS54426EVM-608 response to load transient is shown in [Figure 2-5](#). The current step is from 500 mA to 1.5 A (25% to 75% of rated load). Total peak-to-peak output voltage variation is as shown.




Figure 2-5. TPS54426EVM-608 Load Transient Response

2.8 Output Voltage Ripple

The TPS54426EVM-608 output voltage ripple is shown in [Figure 2-6](#). The output current is the rated full load of 2 A.




Figure 2-6. TPS54426EVM-608 Output Voltage Ripple

2.9 Input Voltage Ripple

The TPS54426EVM-608 input voltage ripple is shown in [Figure 2-7](#). The output current is the rated full load of 2 A.




Figure 2-7. TPS54426EVM-608 Input Voltage Ripple

2.10 Start=Up

The TPS54426EVM-608 start=up waveform relative to V_{IN} is shown in [Figure 2-8](#).




Figure 2-8. TPS54426EVM-608 Start Up

The TPS54426EVM-608 start-up waveform relative to enable (EN) is shown in [Figure 2-9](#).




Figure 2-9. TPS54426EVM-608 Start-Up Relative to Enable

3 Board Layout

This section provides description of the TPS54426EVM-608, board layout, and layer illustrations.

3.1 Layout

The board layout for the TPS54426EVM-608 and is shown in [Figure 3-1](#) through [Figure 3-6](#). The top layer contains the main power traces for VIN, VO, and ground. Also on the top layer are connections for the pins of the TPS54426 and a large area filled with ground. Many of the signal traces are also located on the top side. The input decoupling capacitor are located as close to the IC as possible. The input and output connectors, test points, and most of the components are located on the top side. R3, the 0- Ω resistor that connects VIN to VCC and R4, the power good pullup, are located on the back side. Analog ground and power ground are connected at a single point on the top layer near pin 5 of the TPS54426. The internal layer 1 is a split plane containing analog and power grounds. The internal layer 2 is primarily power ground. There are also a fill area of VIN and a trace routing VCC to the enable control jumper JP1. The bottom layer is primarily analog ground. There are also traces to connect VIN to VCC through R3, traces for the power-good signal and the feedback trace from VOUT to the voltage setpoint divider network.




Figure 3-1. Top Assembly




Figure 3-2. Top Layer




Figure 3-3. Internal Layer 1




Figure 3-4. Internal Layer 2




Figure 3-5. Bottom Layer as Seen from Back Side




Figure 3-6. Bottom Assembly as Seen from Back Side

4 Schematic, Bill of Materials and Reference

This section presents the TPS54426EVM-608 schematic, bill of materials and reference.

4.1 Schematic

Figure 4-1 is the schematic for the TPS54426EVM.




Figure 4-1. TPS54426EVM-608 Schematic Diagram

4.2 Bill of Materials

Table 4-1. Bill of Materials

REFDES	QTY	VALUE	DESCRIPTION	SIZE	PART NUMBER	MFR
C1, C3	2	10 µF	Capacitor, Ceramic, 25 V, X5R, 20%	1210	C3225X5R1E106M	TDK
C11	0	Open	Capacitor, Ceramic	1206	Std	Std
C2, C8	0	Open	Capacitor, Ceramic	0603	Std	Std
C4, C7	2	0.1 µF	Capacitor, Ceramic, 50 V, X7R, 10%			
C5	1	3300 pF	Capacitor, Ceramic, 25 V, X7R , 10%	0603	Std	Std
C6	1	1.0 µF	Capacitor, Ceramic, 16 V, X7R, 10%	0603	Std	Std
C9, C10	2	22 µF	Capacitor, Ceramic, 6.3 V, X5R, 20%	1206	C3216X5R0J226M	TDK
J1, J2	2	ED555/2DS	Terminal Block, 2-pin, 6-A, 3.5 mm	0.27 × 0.25 inch	ED555/2DS	Sullins
JP1	1	PEC03SAAN	Header, Male 3-pin, 100-mil spacing	0.100 inch × 3	PEC03SAAN	Sullins
L1	1	1.5 µH	Inductor, SMT, 11 A, 9.7 milliΩ	0.256 × 0.280 inch	SPM6530T-1R5M100	TDK
R1	1	8.25 k	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R2	1	22.1 k	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R3	1	0	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R4	1	100 k	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R5	0	Open	Resistor, Chip, 1/16W, 1%	0603	Std	Std
TP1, TP3, TP5, TP6, TP7	5	5000	Test Point, Red, Thru Hole Color Keyed	0.100 × 0.100 inch	5000	Keystone
TP2, TP5, TP8	3	5001	Test Point, Black, Thru Hole Color Keyed	0.100 × 0.100 inch	5001	Keystone
U1	1	TPS54426PWP	IC, 4-A Output Single Sync. Step-Down		TPS54426PWP	TI
–	1		Shunt, 100-mil, Black	0.100	929950-00	3M
–	1		PCB, 2.76 In × 1.97 In × 0.062 In		HPA608	Any

4.3 Reference

Texas Instruments, [TPS54426 Single Synchronous Converter with Integrated High Side and Low Side MOS FET Data Sheet](#)

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (August 2010) to Revision A (September 2021)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.	2
• Updated the user's guide title.....	2

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated