


Two Bucks for Automotive Applications

- Input 6 .. 16V
- Switching Frequency 500 kHz
- Buck 1 TPS54260 4.0V @ 3.0A
- Buck 2 TPS57140 3.3V @ 1.0A
- Both bucks are optimized for a pulsed load and fast transient response



1 TPS54260 - 4.0V @ 3.0A

1.1 Startup

The startup waveform is shown in Figure 1. The input voltage is set at 12.0V, with no load on the 4.0V output.

Channel C1: **Input voltage**
2V/div, 2ms/div

Channel C2: **Output voltage**
1V/div, 2ms/div




Figure 1

1.2 Shutdown

The shutdown waveform is shown in Figure 2. The input voltage is set at 12.0V with a 3.0A load on the 4.0V output.

Channel C1: **Input voltage**
2V/div, 100us/div

Channel C2: **Output voltage**
1V/div, 100us/div



Figure 2

1.3 Efficiency

The efficiency is shown in Figure 3.




Figure 3

1.4 Load regulation

The load regulation of the 4.0V output is shown in Figure 4.




Figure 4

1.5 Output ripple voltage

The output ripple voltage at 4.0A load and 6, 12 and 16V input voltage is shown in Figure 5.

Channel M1: **Output voltage @ 6V input**, 5mV peak-peak
20mV/div, 5us/div, AC coupled

Channel M2: **Output voltage @ 12V input**, 7mV peak-peak
20mV/div, 5us/div, AC coupled

Channel M3: **Output voltage @ 16V input**, 9mV peak-peak
20mV/div, 5us/div, AC coupled




Figure 5

1.6 Load transients

The response to a load step and a load dump at an input voltage of 12.0V is shown in Figure 6 (1x 47uF output capacitance and optimized compensation) and Figure 7 (2x 47uF output capacitance and optimized compensation).

1.7 1x 47uF output capacitance (compensation optimized)

Channel C2: **Output voltage**, -392mV undershoot / 408mV overshoot
500mV/div, 1ms/div, AC coupled

Channel C1: **Load current**, load step 0.5A to 3.0A
1A/div, 1ms/div




Figure 6

1.7.1 2x 47uF output capacitance (compensation optimized)

Channel C2: **Output voltage**, -202mV undershoot / 202mV overshoot
200mV/div, 1ms/div, AC coupled

Channel C1: **Load current**, load step 0.5A to 3.0A
1A/div, 1ms/div




Figure 7

1.8 Frequency response

The frequency response with an input voltage of 6 and 16V and a load of 3A is shown in Figure 8 (1x 47uF output capacitance and optimized compensation) and Figure 9 (2x 47uF output capacitance and optimized compensation).

1.8.1 1x 47uF output capacitance (compensation optimized)

- 6V in 66 deg phase margin @ 22.1 kHz bandwidth, -19 dB gain margin
- 16V in 72 deg phase margin @ 23.9 kHz bandwidth, -19 dB gain margin




Figure 8

1.8.2 2x 47uF output capacitance (compensation optimized)

- 6V in 64 deg phase margin @ 22.2 kHz bandwidth, -22 dB gain margin
- 16V in 72 deg phase margin @ 23.9 kHz bandwidth, -20 dB gain margin




Figure 9

1.9 Miscellaneous waveforms

The drain-source voltage on the switching node is shown in Figure 10. The image was captured with 16.0V input and a 3.0A load.

Channel C2: **Drain-source voltage**, -1.7V minimum voltage, 16.5V maximum voltage
5V/div, 1us/div




Figure 10

1.10 Thermal measurement

The thermal image (Figure 11) shows the circuit at an ambient temperature of 21 °C with an input voltage of 16.0V and a load of 3.0A.




Figure 11

Markers

Label	Temperature	Emissivity	Background
L1	59.1 °C	0.95	21.0 °C
D1	70.8 °C	0.95	21.0 °C
U1	70.8 °C	0.95	21.0 °C

2 TPS57140 - 3.3V @ 1.0A

2.1 Startup

The startup waveform is shown in Figure 12. The input voltage is set at 12.0V, with no load on the 3.3V output.

Channel C1: **Input voltage**
2V/div, 2ms/div

Channel C2: **Output voltage**
1V/div, 2ms/div



Figure 12

2.2 Shutdown

The shutdown waveform is shown in Figure 13. The input voltage is set at 12.0V with a 1.0A load on the 3.3V output.

Channel C1: **Input voltage**
2V/div, 100us/div

Channel C2: **Output voltage**
1V/div, 100us/div




Figure 13

2.3 Efficiency

The efficiency is shown in Figure 14.




Figure 14

2.4 Load regulation

The load regulation of the 3.3V output is shown in Figure 15.




Figure 15

2.5 Output ripple voltage

The output ripple voltage at 1.0A load and 6, 12 and 16V input voltage is shown in Figure 16.

Channel M1: **Output voltage @ 6V input**, 6mV peak-peak
20mV/div, 5us/div, AC coupled

Channel M2: **Output voltage @ 12V input**, 7mV peak-peak
10mV/div, 5us/div, AC coupled

Channel M3: **Output voltage @ 16V input**, 7mV peak-peak
20mV/div, 5us/div, AC coupled




Figure 16

2.6 Load transients

The response to a load step and a load dump at an input voltage of 12.0V is shown in Figure 17 (1x 47uF output capacitance and optimized compensation) and Figure 18 (2x 47uF output capacitance and optimized compensation).

2.7 1x 47uF output capacitance (compensation optimized)

Channel C2: **Output voltage**, -240mV undershoot / 214mV overshoot
200mV/div, 1ms/div, AC coupled

Channel C1: **Load current**, load step 0.1A to 1.0A
500mA/div, 1ms/div



Figure 17

2.7.1 2x 47uF output capacitance (compensation optimized)

Channel C2: **Output voltage**, -131mV undershoot / 118mV overshoot
200mV/div, 1ms/div, AC coupled

Channel C1: **Load current**, load step 0.1A to 1.0A
500mA/div, 1ms/div




Figure 18

2.8 Frequency response

The frequency response with an input voltage of 6 and 16V and a load of 1A is shown in Figure 19 (1x 47uF output capacitance and optimized compensation) and Figure 20 (2x 47uF output capacitance and optimized compensation).

2.8.1 1x 47uF output capacitance (compensation optimized)

- 6V in 52 deg phase margin @ 18.1 kHz bandwidth, -20 dB gain margin
- 16V in 65 deg phase margin @ 21.6 kHz bandwidth, -18 dB gain margin




Figure 19

2.8.2 2x 47uF output capacitance (compensation optimized)

- 6V in 51 deg phase margin @ 19.2 kHz bandwidth, -17 dB gain margin
- 16V in 64 deg phase margin @ 22.8 kHz bandwidth, -16 dB gain margin




Figure 20

2.9 Miscellaneous waveforms

The drain-source voltage on the switching node is shown in Figure 21. The image was captured with 16.0V input and a 1.0A load.

Channel C2: **Drain-source voltage**, -1.1V minimum voltage, 18.2V maximum voltage
5V/div, 1us/div




Figure 21

2.10 Thermal measurement

The thermal image (Figure 22) shows the circuit at an ambient temperature of 21 °C with an input voltage of 16.0V and a load of 1.0A.




Figure 22

Markers

Label	Temperature	Emissivity	Background
L1	38.4 °C	0.95	21.0 °C
D1	40.0 °C	0.95	21.0 °C
U1	37.2 °C	0.95	21.0 °C

EVALUATION BOARD/KIT/MODULE (EVM) WARNINGS, RESTRICTIONS AND DISCLAIMER

For Feasibility Evaluation Only, in Laboratory/Development Environments. The EVM is not a complete product. It is intended solely for use for preliminary feasibility evaluation in laboratory / development environments by technically qualified electronics experts who are familiar with the dangers and application risks associated with handling electrical / mechanical components, systems and subsystems. It should not be used as all or part of a production unit.

Your Sole Responsibility and Risk. You acknowledge, represent and agree that:

1. You have unique knowledge concerning Federal, State and local regulatory requirements (including but not limited to Food and Drug Administration regulations, if applicable) which relate to your products and which relate to your use (and/or that of your employees, affiliates, contractors or designees) of the EVM for evaluation, testing and other purposes.
2. You have full and exclusive responsibility to assure the safety and compliance of your products with all such laws and other applicable regulatory requirements, and also to assure the safety of any activities to be conducted by you and/or your employees, affiliates, contractors or designees, using the EVM. Further, you are responsible to assure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard.
3. Since the EVM is not a completed product, it may not meet all applicable regulatory and safety compliance standards (such as UL, CSA, VDE, CE, RoHS and WEEE) which may normally be associated with similar items. You assume full responsibility to determine and/or assure compliance with any such standards and related certifications as may be applicable. You will employ reasonable safeguards to ensure that your use of the EVM will not result in any property damage, injury or death, even if the EVM should fail to perform as described or expected.

Certain Instructions. Exceeding the specified EVM ratings (including but not limited to input and output voltage, current, power, and environmental ranges) may cause property damage, personal injury or death. If there are questions concerning these ratings please contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, some circuit components may have case temperatures greater than 60°C as long as the input and output ranges are maintained at nominal ambient operating temperature. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors which can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during normal operation, please be aware that these devices may be very warm to the touch.

Agreement to Defend, Indemnify and Hold Harmless. You agree to defend, indemnify and hold TI, its licensors and their representatives harmless from and against any and all claims, damages, losses, expenses, costs and liabilities (collectively, "Claims") arising out of or in connection with any use of the EVM that is not in accordance with the terms of this agreement. This obligation shall apply whether Claims arise under the law of tort or contract or any other legal theory, and even if the EVM fails to perform as described or expected.

Safety-Critical or Life-Critical Applications. If you intend to evaluate TI components for possible use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, such as devices which are classified as FDA Class III or similar classification, then you must specifically notify TI of such intent and enter into a separate Assurance and Indemnity Agreement.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated