

TPS65919-Q1 and TPS65917-Q1 User's Guide to Power DRA78x, and TDA3x

This user's guide can be used as a guide for integrating the TPS65919-Q1 or TPS65917-Q1 power-management integrated circuit (PMIC) into a system powering the DRA78x, or TDA3x device.

Contents

1	Introduction	2
2	Device Versions	2
3	Standard TPS65919-Q1 to DRA78x, or TDA3x Platform Connection	3
4	Platform Connection Supporting Fast Suspend-to-RAM (FSR)	4
4.1	VIO_IN Supply in FSR Configuration	6
4.2	Entry and Exit from Suspended Mode	6
5	BOOT OTP Configuration	6
6	Static Platform Settings	7
6.1	System Voltage Monitoring	7
6.2	SMPS	9
6.3	LDO	9
6.4	Interrupts	9
6.5	GPIO	10
6.6	MISC	12
6.7	SWOFF_HWRST	13
6.8	Shutdown_ColdReset	14
7	Sequence Platform Settings	15
7.1	OFF2ACT Sequences	15
7.2	ACT2OFF Sequences	16
7.3	ACT2SLP and SLP2ACT Sequences	17
7.4	Warm Reset Sequences	19

List of Figures

1	Processor Connection With O919A152TRGZRQ1	3
2	O919A152TRGZRQ1 With FSR	4
3	Reset Connections With POWERHOLD Configuration	5
4	Reset Connections With PWRON Configuration	5
5	VIO_IN Connection	6
6	PMIC Comparators	8
7	State Transitions	8
8	Reset Levels versus Registers	13
9	OFF2ACT Sequence of O919A152TRGZRQ1	15
10	Power Down Sequence of O919A152TRGZRQ1	16
11	ACT2SLP and SLP2ACT Sequences of O919A152TRGZRQ1	18
12	Warm Reset Sequence of O919A152TRGZRQ1	19

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

This user's guide can be used as a guide for connectivity between the TPS65919-Q1 PMIC and a DRA78x, or TDA3x processor. The TPS65919-Q1 device has four switch-mode power supplies (SMPS) and four low-dropout (LDO) regulators. If additional rails are needed to power external domains, TPS65917-Q1 can be used instead with five SMPS and five LDO regulators. This guide uses the TPS65919-Q1 device for the examples, but the TPS65917-Q1 device is superset of the TPS65919-Q1 device and can be used as a pin-to-pin replacement in any block diagram in this guide. For more information on the TPS65917-Q1 device, refer to the [TPS65917-Q1 Power Management Unit \(PMU\) for Processor data sheet](#)

This guide describes the platform connections as well as the power-up, power-down, and sleep entry and exit sequences along with the one-time programmable (OTP) memory configurations. This document does not provide details about the power resources, external components, or the functionality of the device. For such information, refer to the [TPS65919-Q1 Power Management Unit \(PMU\) for Processor data sheet](#). The TPS65919-Q1 device is optimized to power DRA78x, and TDA3x. When using TPS65919-Q1 device to power the other processors, the user should make sure that the power requirements of the processor do not exceed the current capabilities of the TPS65919-Q1 device.

In the event of any inconsistency between the official specification and any user's guide, application report, or other referenced material, the data sheet specification will be the definitive source.

2 Device Versions

One TPS65919-Q1 device version and one TPS65917-Q1 device version is available and the OTP settings are described in this document. The OTP version can be read from the SW_REVISION register. In this guide, the device is described by either the part number or the SW_REVISION value which are both listed in [Table 1](#). Note that the SW_REVISION contents for both part numbers are identical, so they share the same OTP settings and sequences. TPS65917-Q1 has an additional SMPS and additional LDO that can be configured through I²C after the device has powered up.

In addition, power solutions are available using both the LP8733-Q1 and LP8732-Q1 devices as described in the [LP87332A-Q1 and LP87322x-Q1 User's Guide to Power TDA3x](#). See [Table 1](#) to determine the recommended part number based on the DDR memory type and the Vdd_dspeve current requirement of the processor.

Texas Instruments recommends having 15% margin in the load current. Therefore the current requirements listed in [Table 1](#) are 15% lower than the maximum capability of the regulator. If the Vdd_dspeve current in the application is unknown, select the TPS65919-Q1 configuration because it supports the maximum performance of the processor. For systems requiring functional safety, the TPS65919-Q1 and TPS65917-Q1 devices comply with applicable ISO 26262 ASIL-B requirements.


Table 1. OTP Settings Differentiation

DDR MEMORY TYPE	Vdd_dspeve CURRENT REQUIREMENT	PMIC SELECTION	CONTENT OF SW_REVISION REGISTER
DDR3L	Vdd_dspeve < 2.55 A	LP87332ARHDRQ1 + LP87322ERHDRQ1	See User's Guide
DDR3	Vdd_dspeve < 2.55 A	LP87332ARHDRQ1 + LP87322FRHDRQ1	
DDR3, DDR3L	Vdd_dspeve < 3 A	O919A152TRGZRQ1	0x52
DDR3, DDR3L	Vdd_dspeve < 3 A	O917A152TRGZRQ1	0x52

3 Standard TPS65919-Q1 to DRA78x, or TDA3x Platform Connection

Figure 1 shows the detailed connections between a processor and the O919A152TRGZRQ1.

If VIO_IN of the PMIC should be 1.8 V, it could be supplied by SMPS3. If VIO_IN of the PMIC should be 3.3 V, it could be supplied by the switched 3.3-V output of the TPS22965-Q1 device. The VIO_IN voltage determines the voltage level of I/O pins on the VIO domain, including GPIO_2, GPIO_4, RESET_OUT, INT, and I²C pins. The I/O level should be chosen based on the voltage level of the DRA78x, or TDA3x connection or other external connection to these pins.




Copyright © 2017, Texas Instruments Incorporated

Figure 1. Processor Connection With O919A152TRGZRQ1

4 Platform Connection Supporting Fast Suspend-to-RAM (FSR)

Figure 2 shows the detailed connections between a processor and the O919A152TRGZRQ1 supporting Fast Suspend-to-RAM. While suspended, the DDR memory should be supplied, but the processor is powered off. To accomplish this, GPIO_4 is used in conjunction with a load switch to isolate the DDR memory supply from the DDR domain of the processor.



Copyright © 2017, Texas Instruments Incorporated

Figure 2. O919A152TRGZRQ1 With FSR

Figure 3 and Figure 4 show the reset connections required between the TPS65919-Q1 and the processor. All of the OTP configurations have the same reset connections to the processor, along with one of the two options for enabling the power supply; either POWERHOLD or PWRON. Enabling either of these signals turns on the TPS65919-Q1 device and starts the startup sequence for the processor. Figure 3 shows the POWERHOLD configuration for the TPS65919-Q1 and the processor. GPIO_5 is configured as POWERHOLD in the OTP memory. To turn on the TPS65919-Q1, GPIO_5 must be set to a high logic level. When using POWERHOLD, the PWRON signal can be left floating.




Figure 3. Reset Connections With POWERHOLD Configuration

Figure 4 shows the PWRON configuration for the TPS65919-Q1 and the processor. This configuration is used when a push button enables the system. As shown, PWRON is connected to a switch that pulls PWRON to a low logic level when the switch is pressed on.

In some applications, a warm reset is required. This allows for the TPS65919-Q1 to reset to its default settings without turning off first. To complete a warm reset correctly, POWERHOLD must be kept at a high logic level so the TPS65919-Q1 does not turn off. One solution for this scenario is that GPIO_5 is tied to GPIO_2 and pulled up to VIO. Pulling GPIO_5 to VIO ensures that POWERHOLD is kept high during a warm reset. Tying GPIO_2 to POWERHOLD provides a method to set POWERHOLD low, which is necessary to turn off the device.

For this solution to work, a few software writes must occur:

1. First, enable the TPS65919-Q1 by the push button.
2. Second, set GPIO_2 to a high logic level.
3. Third, set GPIO_2 as an output.

When ready to disable the TPS65919-Q1, set GPIO_2 to a low logic level.




Figure 4. Reset Connections With PWRON Configuration

4.1 VIO_IN Supply in FSR Configuration

Because VCC must be the first supply to the PMIC, VIO_IN must come up after VCC is stable. It must also be supplied before GPIO_4 is enabled in the power sequence, because GPIO_4 is on the VIO domain. The VIO_IN voltage determines the voltage level of I/O pins on the VIO domain, including GPIO_2, GPIO_4, RESET_OUT, INT, and I²C pins. The I/O level should be chosen based on the voltage level of the DRA78x, or TDA3x connection or other external connection to these pins.

Therefore if VIO_IN should be 1.8 V, then it can be supplied by SMPS3. If VIO_IN should be 3.3 V, then a switch should be used to connect VIO_IN to VCC, enabled by SMPS3. Figure 5 shows an example circuit to implement this sequencing.




Figure 5. VIO_IN Connection

4.2 Entry and Exit from Suspended Mode

Entry to the low-power suspended mode is achieved by pulling NSLEEP (GPIO_6) low. Exit from the suspended mode to the active mode is achieved by pulling NSLEEP high. Because NSLEEP needs to be pulled high to exit the suspended mode, NSLEEP must be driven by an external microcontroller that is not the DRA78x, or TDA3x, because the DRA78x, or TDA3x will be suspended.

The NSLEEP and POWERGOOD functions of the PMIC are multiplexed with the GPIO_6 pin. In this OTP configuration, NSLEEP is enabled by default. See Section 6.5 for guidance on using GPIO_6 if POWERGOOD should also be used in the system.

5 BOOT OTP Configuration

All TPS65919-Q1 resource settings are stored in the form of registers. Therefore, all platform-related settings are linked to an action altering these registers. This action can be a static update (register initialization value) or a dynamic update of the register (either from software or from a power sequence).

Resources and platform settings are stored in nonvolatile OTP memory. These settings are defined as follows:

Static platform settings — These settings define, for example, SMPS or LDO default voltages at power-up, and GPIO functionality. Most static platform settings can be overwritten by a power sequence or by the user.

Sequence platform settings — These settings define the TPS65919-Q1 power sequences between state transitions, such as the OFF2ACT sequence when transitioning from OFF mode to ACTIVE mode. The power sequence is composed of several register accesses that define which resources (and the corresponding registers) must be updated during the respective state transition. The state of these resources can be overwritten by the user after the power sequence completes execution.

6 Static Platform Settings

Each device has predefined values stored in OTP which control the default configuration of the device. The tables in this section list the OTP-programmed values for each device, distinguished by the SW_REVISION.

6.1 System Voltage Monitoring

Table 2. System Voltage Monitoring OTP Settings

REGISTER	BIT	DESCRIPTION	0x52 VALUE	UNIT
VSYS_MON	VSYS_HI	System voltage rising-edge threshold	3.1	V
VSYS_LO	VSYS_LO	System voltage falling-edge threshold	2.75	V

Comparators that monitor the voltage on the VCC_SENSE, and VCCA pins control the power state machine of the TPS65919-Q1 device. For electrical parameters, refer to the data sheet.

POR — When the supply at the VCCA pin is below the POR threshold, the TPS65919-Q1 device is in the NO SUPPLY state. All functionality is off. The device moves from the NO SUPPLY state to the BACKUP state when the voltage in VCCA rises above the POR threshold.

VSYS_LO — When the voltage on the VCCA pin rises above VSYS_LO, the device enters from the BACKUP state to the OFF state. When the device is in an ACTIVE, SLEEP, or OFF state and the voltage on VCCA decreases below the VSYS_LO level, the device enters backup mode. The level of VSYS_LO is OTP programmable.

VSYS_MON — During power up, the value of VSYS_HI OTP is used as a threshold for the VSYS_MON comparator which is gating PMIC start-up (that is, as a threshold for transition from the OFF state to the ACTIVE state). The VSYS_MON comparator monitors the VCC_SENSE pin. After power up, software can configure the comparator threshold in the VSYS_MON register.

VBUS_DET — The VBUS_DET comparator is monitoring the VBUS_SENSE (secondary function of GPIO1) pin. This comparator is active when VCCA is greater than the POR threshold. Triggering the threshold level generates an interrupt. It can wake up the device from the SLEEP state, but can also switch on the device from the OFF state.




Figure 6. PMIC Comparators




Figure 7. State Transitions

NOTE: The maximum input voltage of the VCC_SENSE pin depend on the OTP setting of PMU_CONFIG [HIGH_VCC_SENSE] as listed in the *Recommended Operating Conditions* table of the TPS65919-Q1 data sheet. This configuration is set as HIGH_VCC_SENSE = 0 with the VCC_SENSE and pins are connected to VCCA.

For the recommended operating conditions of the electrical parameters, see the TPS65919-Q1 data sheet, *TPS65919-Q1 Power Management Unit (PMU) for Processor*.

6.2 SMPS

This section describes the default voltage for each SMPS. There are two default voltages for SMPS4 based on the connection of the BOOT pin. If the BOOT pin is connected to 0 V, then SMPS4 defaults to 1.35 V. If the BOOT0 pin is connected to 1.8 V, then SMPS4 outputs 1.5 V.

Table 3. SMPS OTP Settings

BIT	DESCRIPTION ⁽¹⁾	0x52 VALUE		UNIT
		BOOT=0	BOOT=1	
SMPS1_VOLTAGE	Default output voltage for the regulator	1.06		V
SMPS2_VOLTAGE	Default output voltage for the regulator	1.06		V
SMPS3_VOLTAGE	Default output voltage for the regulator	1.80		V
SMPS4_VOLTAGE	Default output voltage for the regulator	1.35	1.50	V
SMPS5_VOLTAGE ⁽²⁾	Default output voltage for the regulator	0		V
SMPS1_SMPS12_EN	SMPS12 single-phase or dual-phase configuration. 0: SMPS1 and SMPS2 single-phase 1: SMPS12 dual-phase	0		NA

⁽¹⁾ The regulator output voltage cannot be modified while active from one (0.7 to 1.65 V) voltage range to the other (1 to 3.3 V) voltage range or the other way around. The regulator must be turned off to do so.

⁽²⁾ Only available in TPS65917-Q1.

6.3 LDO

This section describes the default output voltage for each LDO.

Table 4. LDO OTP Settings

BIT	DESCRIPTION	0x52 VALUE	UNIT
LDO1_VOLTAGE	Default output voltage for the regulator	0	V
LDO2_VOLTAGE	Default output voltage for the regulator	0	V
LDO3_VOLTAGE ⁽¹⁾	Default output voltage for the regulator	0	V
LDO4_VOLTAGE	Default output voltage for the regulator	0	V
LDO5_VOLTAGE	Default output voltage for the regulator	1.8	V

⁽¹⁾ Only available in TPS65917-Q1.

NOTE: LDO1 and LDO2 share a single input LDO12_IN and must be supplied by the same voltage. Refer to the input voltage parameter in the data sheet.

6.4 Interrupts

The interrupts are split into four register groups (INT1, INT2, INT3, and INT4). All interrupts are logically combined on a single output line, INT (default active-low). This line is used as an external interrupt line to warn the host processor of any interrupt event that has occurred within the device. The OTP settings in this section show whether each interrupt is enabled or disabled by default.

Table 5. INT1 OTP Settings

REGISTER	BIT	DESCRIPTION	0x52 VALUE
INT1_MASK	VSYS_MON	Enable and disable interrupt from the VSYS_MON comparator	1: Interrupt generation disabled
	PWRDOWN	Enable and disable interrupt from the PWRDOWN pin	0: Interrupt generated
	PWRON	Enable and disable interrupt from PWRON pin. A PWRON event is always an ON request.	1: Interrupt generation disabled
	LONG_PRESS_KEY	Enable and disable interrupt from long key press on the PWRON pin	1: Interrupt generation disabled
	HOTDIE	Enable and disable interrupt from device hot-die detection. The interrupt can be used as a pre-warning for processor to limit the PMIC load, before increasing die temperature forces shutdown.	0: Interrupt generated

Table 6. INT2 OTP Settings

REGISTER	BIT	DESCRIPTION	0x52 VALUE
INT2_MASK	SHORT	Triggered from internal event of SMPS or LDO outputs failing. If an interrupt is enabled, it is an ON request.	0: Interrupt generated
	WDT	Enable and disable interrupt from watchdog expiration	0: Interrupt generated
	FSD	Enable and disable First Supply Detection (FSD) interrupt	1: Interrupt generation disabled
	RESET_IN	Enable and disable interrupt from the RESET_IN pin	1: Interrupt generated disabled

Table 7. INT3 OTP Settings

REGISTER	BIT	DESCRIPTION	0x52 VALUE
INT3_MASK	VBUS	Interrupt to detect rising or falling VBUS line	1: Interrupt generation disabled
	GPADC_EOC_SW	GPADC result ready from software-initiated conversion	1: Interrupt generation disabled
	GPADC_AUTO_1	GPADC automatic conversion result 1 above or below the reference threshold	0: Interrupt generated
	GPADC_AUTO_0	GPADC automatic conversion result 0 above or below the reference threshold	0: Interrupt generated

Table 8. INT4 OTP Settings

REGISTER	BIT	DESCRIPTION	0x52 VALUE
INT4_MASK	GPIO_6	Enable and disable interrupt from the GPIO6 pin rising or falling edge	1: Interrupt generation disabled
	GPIO_5	Enable and disable interrupt from the GPIO5 pin rising or falling edge	1: Interrupt generation disabled
	GPIO_4	Enable and disable interrupt from the GPIO4 pin rising or falling edge	1: Interrupt generation disabled
	GPIO_3	Enable and disable interrupt from the GPIO3 pin rising or falling edge	1: Interrupt generation disabled
	GPIO_2	Enable and disable interrupt from the GPIO2 pin rising or falling edge	1: Interrupt generation disabled
	GPIO_1	Enable and disable interrupt from the GPIO1 pin rising or falling edge	1: Interrupt generation disabled
	GPIO_0	Enable and disable interrupt from the GPIO0 pin rising or falling edge	1: Interrupt generation disabled

6.5 GPIO

TPS65919-Q1 integrates seven configurable general-purpose I/Os (GPIOs) that are multiplexed with alternative features. This section describes the default configuration of each GPIO, as well as the configuration of internal pullup or pulldown resistors on the GPIOs.

Table 9. GPIO Function OTP Settings

REGISTER	BIT	DESCRIPTION	0x52 VALUE
PRIMARY_SECONDARY_PAD2	GPIO_6	Select pin function	NSLEEP
	GPIO_5	Select pin function	POWERHOLD
	GPIO_4	Select pin function	REGEN2
PRIMARY_SECONDARY_PAD1	GPIO_3	Select pin function	REGEN1
	GPIO_2	Select pin function	GPIO_2
	GPIO_1	Select pin function	NRESWARM
	GPIO_0	Select pin function	GPIO_0

Although GPIO_6 is configured as NSLEEP, the POWERGOOD function can still be used in the system using I²C configuration. If FSR is not required, GPIO_6 can be reconfigured as POWERGOOD at power-up to indicate if the PMIC SMPS outputs are within the acceptable range. GPIO_6 should be connected to an input pin of an external microcontroller to alert the micro-controller of a PMIC power fault. Because GPIO_6 is open-drain, a pullup should be added externally. While GPIO_6 will be configured as NSLEEP for a short period of time at power-up, this pullup will cause the system to stay in the active state.

If FSR is required, then both NSLEEP and POWERGOOD functions may be needed. In this case, GPIO_6 can be connected to a bidirectional I/O pin of an external microcontroller with an external pullup. After the power-up sequence completes, GPIO_6 can be configured as POWERGOOD for SMPS status monitoring using I²C. When the system should suspend to RAM, GPIO_6 should first be configured to NSLEEP function through I²C, then the microcontroller should set the I/O pin as output and set low once FSR_Ready status has been asserted from the SoC. When waking from suspended mode, NSLEEP (GPIO_6) should be set high, the microcontroller should configure its pin as input, and then GPIO_6 should be re-configured to POWERGOOD function through I²C.

Table 10 describes the pullup, pulldown, and open-drain settings for the corresponding GPIOs. These settings only apply in GPIO mode (for example: GPIO_0), and do not apply to any of the secondary functions (for example: REGENx, ENABLEx, POWERGOOD, and others). A full list of GPIO secondary functions, their associated input pullup and pulldown resistors, and output type is located in the *Signal Descriptions* table in the device data sheet.

Table 10. GPIO Pullup, Pulldown, and Open Drain Settings

REGISTER	BIT	DESCRIPTION	0x52 VALUE
PU_PD_GPIO_CTRL2	GPIO_6_PD	Configure pulldown for GPIO_6	0: Pulldown disabled
	GPIO_5_PD	Configure pulldown for GPIO_5	0: Pulldown disabled
	GPIO_4_PU	Configure pullup for GPIO_4	0: Pullup disabled
	GPIO_4_PD	Configure pulldown for GPIO_4	0: Pulldown disabled
PU_PD_GPIO_CTRL1	GPIO_3_PD	Configure pulldown for GPIO_3	1: Pulldown enabled
	GPIO_2_PU	Configure pullup for GPIO_2	1: Pullup enabled
	GPIO_2_PD	Configure pulldown for GPIO_2	0: Pulldown disabled
	GPIO_1_PD	Configure pulldown for GPIO_1	0: Pulldown disabled
	GPIO_0_PD	Configure pulldown for GPIO_0	0: Pulldown disabled
OD_OUTPUT_GPIO	GPIO_4_OD	Configure GPIO_4 to be open-drain or push-pull	0: Push-pull
	GPIO_2_OD	Configure GPIO_2 to be open-drain or push-pull	0: Push-pull

Table 11 describes the polarity settings for each GPIO. These settings apply to both GPIO mode and secondary functions.

Table 11. GPIO Polarity Settings

REGISTER	BIT	DESCRIPTION	0x52 VALUE
POLARITY_CTRL	GPIO_6_POLARITY	Enable or disable polarity inversion for GPIO_6	0: Inversion disabled
	GPIO_5_POLARITY	Enable or disable polarity inversion for GPIO_5	0: Inversion disabled
	GPIO_4_POLARITY	Enable or disable polarity inversion for GPIO_4	0: Inversion disabled
	GPIO_3_POLARITY	Enable or disable polarity inversion for GPIO_3	0: Inversion disabled
	GPIO_2_POLARITY	Enable or disable polarity inversion for GPIO_2	0: Inversion disabled
	GPIO_1_POLARITY	Enable or disable polarity inversion for GPIO_1	0: Inversion disabled
	GPIO_0_POLARITY	Enable or disable polarity inversion for GPIO_0	0: Inversion disabled

6.6 MISC

This section describes miscellaneous device configuration settings including pulldowns, polarity of signals, communication settings, and other functionality.

Table 12. MISC1 OTP Settings

REGISTER	BIT	DESCRIPTION	0x52 VALUE
PU_PD_INPUT_CTRL1	RESET_IN_PD	Enable and disable internal pulldown for the RESET_IN pin	1: Pulldown enabled
	PWRDOWN_PD	Enable and disable internal pulldown for the PWRDOWN pin	1: Pulldown enabled

Table 13. MISC2 OTP Settings

REGISTER	BIT	DESCRIPTION	0x52 VALUE
I2C_SPI	I2C_SPI	Selection of control interface, I ² C, or SPI	0: I ² C
	ID_I2C2	I2C_2 address for page access versus initial address (0H12)	0: Address is 0x12
	ID_I2C1	I2C_1 address for I ² C register access	I2C_1[0] = 1: 0x58 I2C_1[1] = 1: 0x59 I2C_1[2] = 1: 0x5A I2C_1[3] = 1: 0x5B
PMU_CONFIG	HIGH_VCC_SENSE	Enable internal buffers on VCC_SENSE to allow voltage sensing above 5.25 V	0: High VCC sense not enabled
	AUTODEVON	Automatically set DEV_ON bit after startup sequence completes	0: AUTODEVON disabled
	SWOFF_DLY	Delay before switch-off to allow host processor to save context. Device is maintained as ACTIVE until delay expiration then switches off.	00: No delay
PMU_CTRL2	INT_LINE_DIS	Configure INT output to be standard buffer or high-impedance buffer with pullup to VIO	0: Standard buffer: open-drain or push-pull
	WDT_HOLD_IN_SLEEP	Configure watchdog timer operation during device sleep state	1: Watchdog timer is suspended in sleep state
	PWRDOWN_FASTOFF	Configure shut-down sequence from PWRDOWN pin event	0: PWRDOWN pin event triggers sequenced shut down
	TSHUT_FASTOFF	Configure shut-down sequence from thermal shutdown event	0: Thermal shutdown triggers sequenced shut down
OD_OUTPUT_CTRL2	RESET_OUT_OD	Configure RESET_OUT to be push-pull or open-drain	0: RESET_OUT is push-pull
	REGEN2_OD	Configure REGEN2 to be push-pull or open-drain	0: REGEN2 is push-pull
PMU_SECONDARY_INT	FSD_MASK	Secondary level of mask for FSD interrupt line	1: FSD_INT_SRC is masked
POLARITY_CTRL	INT_POLARITY	Configure polarity of INT line	0: INT line is low when interrupt is pending
PRIMARY_SECONDARY_PAD2	SYNCLKOUT	Configure SYNCLKOUT to output SYNCDCCCLK or CLK32KGO	0: SYNCDCCCLK

6.7 SWOFF_HWRST

This section describes whether each reset type is configured to generate a HWRST or SWORST.

Hardware reset (HWRST) — A hardware reset occurs when any OFF request is configured to generate a hardware reset. This reset triggers a transition to the OFF state from either the ACTIVE or SLEEP state (execute either the ACT2OFF or SLP2OFF sequence). A HWRST will reset all registers in the HWRST and the SWORST domain, but leave the registers in the POR domain unchanged.

Switch-off reset (SWORST) — A switch-off reset occurs when any OFF request is configured to not generate a hardware reset. Like a HWRST, the device enters the OFF state from either ACTIVE or SLEEP, and therefore executes the ACT2OFF or SLP2OFF sequence. A SWORST will only reset the SWO registers, and leave the registers in the POR and HWRST domains unchanged.

The power resource control registers for SMPS and LDO voltage levels and operating mode control are in SWORST domain. Additionally some registers control the SMPS and LDO voltages, REGENx signals, watchdog, and VSYS_MON comparator. This list is indicative only.




Figure 8. Reset Levels versus Registers

Table 14. SWOFF_HWRST OTP Settings

REGISTER	BIT	DESCRIPTION	0x52 VALUE
SWOFF_HWRST	PWRON_LPK	Define if PWRON long key press is causing HWRST or SWORST	1: HWRST
	PWRDOWN	Define if PWRDOWN pin is causing HWRST or SWORST	0: SWORST
	WTD	Define if watchdog expiration is causing HWRST or SWORST	1: HWRST
	TSHUT	Define if thermal shutdown is causing HWRST or SWORST	1: HWRST
	RESET_IN	Define if RESET_IN pin is causing HWRST or SWORST	1: HWRST
	SW_RST	Define if register bit is causing HWRST or SWORST	1: HWRST
	VSYS_LO	Define if VSYS_LO is causing HWRST or SWORST	1: HWRST
	GPADC_SHUTDOWN	Define if GPADC event is causing HWRST or SWORST	0: SWORST

6.8 Shutdown_ColdReset

These OTP settings show whether each OFF request is configured to generate a shutdown request or cold reset request.

- When configured to generate a shutdown request, the embedded power controller (EPC) executes a transition to the OFF state (SLP2OFF or ACT2OFF power sequence) and remains in the OFF state.
- When configured to generate a cold reset request, the EPC executes a transition to the OFF state (SLP2OFF or ACT2OFF power sequence) and restarts, transitioning to the ACTIVE state (OFF2ACT power sequence) if none of the ON request gating conditions are present.

Table 15. Shutdown_ColdReset OTP Settings

REGISTER	BIT	DESCRIPTION	0x52 VALUE
SWOFF_COLDRST	PWRON_LPK	Define if PWRON long key press causes shutdown or cold reset	0: Shutdown
	PWRDOWN	Define if PWRDOWN pin causes shutdown or cold reset	0: Shutdown
	WTD	Define if watchdog timer expiration causes shutdown or cold reset	1: Cold reset
	TSHUT	Define if thermal shutdown causes shutdown or cold reset	0: Shutdown
	RESET_IN	Define if RESET_IN pin causes shutdown or cold reset	0: Shutdown
	SW_RST	Define if SW_RST register bit causes shutdown or cold reset	1: Cold reset
	VSYS_LO	Define if VSYS_LO causes shutdown or cold reset	0: Shutdown
	GPADC_SHUTDOWN	Define if GPADC shutdown causes shutdown or cold reset	0: Shutdown

7 Sequence Platform Settings

A power sequence is an automatic preprogrammed sequence handled by the TPS65919-Q1 device to configure the device resources: SMPSs, LDOs, and REGEN functions (multiplexed with GPIO pins) into ON, OFF, or SLEEP state.

7.1 OFF2ACT Sequences

When an ON request occurs in the OFF state, the device is switched on and each resource is enabled based on the programmed OFF2ACT sequence.

Figure 9 shows the OFF2ACT sequence of the O919A152TRGZRQ1.




Figure 9. OFF2ACT Sequence of O919A152TRGZRQ1

7.2 ACT2OFF Sequences

When an OFF request occurs during active mode, each resource is disabled based on the programmed ACT2OFF sequence.

Figure 10 shows the ACT2OFF sequences of O919A152TRGZRQ1.




Figure 10. Power Down Sequence of O919A152TRGZRQ1

7.3 ACT2SLP and SLP2ACT Sequences

When a SLEEP request occurs by setting NSLEEP (GPIO_6) low during active mode, each resource transitions to the sleep operating mode (MODE_SLEEP bits of the corresponding CTRL register) based on the programmed ACT2SLP sequence. When a WAKE request occurs by setting NSLEEP (GPIO_6) high or from an interrupt during sleep mode, each resource transitions to the active operating mode (MODE_ACTIVE bits of the corresponding CTRL register) based on the programmed SLP2ACT sequence.

The sleep sequence of 0x52 is intended to support FSR. In the suspended state, all resources will remain off except for SMPS4 which powers the DDR memory. Refer to [Section 4](#) to see the system connection to support FSR.

The following five steps must occur before a resource shuts off in sleep mode.

- Step 1. Each resource must be set to be OFF in sleep mode by clearing the MODE_SLEEP bits of the appropriate xxxx_CTRL register, for example SMPS1_CTRL register.
- Step 2. Each resource must be assigned to NSLEEP through the appropriate NSLEEP_xxxx_ASSIGN registers. For example, the NSLEEP_SMPS_ASSIGN register.
- Step 3. NSLEEP (GPIO_6) must be unmasked through the POWER_CTRL.NSLEEP_MASK register bit
- Step 4. All interrupts must be cleared, because any pending interrupt prevents the PMIC from going to sleep mode.
- Step 5. A SLEEP request is generated by setting NSLEEP (GPIO_6) low.

In 0x52, steps 1 through 3 are completed as part of the power-up sequence. The user should make sure interrupts are cleared and NSLEEP (GPIO_6) is toggled low to go in to the sleep state.

Note that RESET_OUT and GPIO_4 are in the VIO domain, and therefore output the same voltage as VIO_IN. When VIO_IN is connected to SMPS3 or a switched 3.3 V rail, then the RESET_OUT pin of the PMIC that is connected to the PORz pin of the SoC will be shut off during sleep mode at the same time as VIO_IN of the PMIC. If VIO_IN remains supplied during sleep mode, then RESET_OUT will remain high. To keep the processor sequence requirements when using DDR self-refresh mode, VIO_IN should not be disabled until REGEN2 (GPIO_4) is turned off in the ACT2SLP sequence, and VIO_IN should be enabled before REGEN2 (GPIO_4) is turned on in the SLP2ACT sequence.

[Figure 11](#) shows the ACT2SLP and SLP2ACT sequences of O919A152TRGZRQ1.




Figure 11. ACT2SLP and SLP2ACT Sequences of O919A152TRGZRQ1

7.4 Warm Reset Sequences

A warm reset is triggered by setting NRESWARM (GPIO_1) low, which causes the OFF2ACT sequence to be executed regardless of the actual state (ACTIVE, SLEEP), and the device returns to or remains in the ACTIVE state. Resources that are part of power-up sequence go to ACTIVE mode and the output voltage level is reloaded from OTP or kept in the previous value depending on the WR_S bit in the SMPSx_CTRL register or the LDOx_CTRL register. Resources that are not part of the OFF2ACT sequence are not impacted by a warm reset and maintain the previous state.

Figure 12 shows the warm reset sequence of O919A152TRGZRQ1. If any resource is on when NRESWARM is asserted, the resource remains on as shown by the solid black lines. The dashed red lines show the timing in case any resource is off before the warm reset. If VIO_IN is switched off before the warm reset sequence, then RESET_OUT and GPIO_4 will be off because they are in the VIO domain. In this example, VIO_IN is supplied by SMPS3, so RESET_OUT follows the SMPS3 timing.




Figure 12. Warm Reset Sequence of O919A152TRGZRQ1

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from D Revision (May 2018) to E Revision	Page
<ul style="list-style-type: none"> • Added DRA78x to wherever TDA3x was referenced 1 	1
Changes from C Revision (August 2017) to D Revision	Page
<ul style="list-style-type: none"> • Added LP8733-Q1 and LP8732-Q1 solution information and link to user's guide..... 2 • Added information and diagrams on the two power up options for the TPS65919-Q1. 4 	2 4
Changes from B Revision (July 2017) to C Revision	Page
<ul style="list-style-type: none"> • First public release of document 2 	2
Changes from A Revision (November 2016) to B Revision	Page
<ul style="list-style-type: none"> • Changed Updated OTP revision from 0x3C to 0x52 2 • Changed GPIO_3 to be in PRIMARY_SECONDARY_PAD1 register 10 	2 10
Changes from Original (August 2016) to A Revision	Page
<ul style="list-style-type: none"> • Changed the <i>Warm Reset Sequence of O919A152TRGZRQ1</i> figure..... 19 	19

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated