ABSTRACT

Power Stage Designer™ software tool is a Java® based tool that helps engineers speed up their power supply designs by calculating voltages and currents for 21 topologies according to the user’s inputs. Additionally, Power Stage Designer contains a Bode plotting tool and a helpful toolbox with various functions for power supply design. This document describes how the different features of Power Stage Designer can be used and also explains the calculations behind these functions.

Table of Contents

1 Topologies Window ................................................................................................................................. 2
2 FET Losses Calculator .............................................................................................................................. 5
3 Load Step Calculator ............................................................................................................................... 7
4 Capacitor Current Sharing Calculator ...................................................................................................... 8
5 AC/DC Bulk Capacitor Calculator ......................................................................................................... 10
6 RCD-Snubber Calculator for Flyback Converters ................................................................................. 11
7 RC-Snubber Calculator ......................................................................................................................... 13
8 Output Voltage Resistor Divider ........................................................................................................... 15
9 Dynamic Analog Output Voltage Scaling ............................................................................................ 17
10 Dynamic Digital Output Voltage Scaling ............................................................................................ 18
11 Unit Converter ....................................................................................................................................... 19
12 Loop Calculator .................................................................................................................................... 20
   12.1 Inputs .................................................................................................................................................... 21
   12.2 Transfer Functions ............................................................................................................................. 23
13 Filter Designer ....................................................................................................................................... 35
   13.1 Impedances ....................................................................................................................................... 35
   13.2 Transfer Functions ............................................................................................................................. 35
   13.3 Filter Output Impedance .................................................................................................................... 36
   13.4 Damping Factor ................................................................................................................................. 36
14 Additional Information ............................................................................................................................ 37
15 Revision History ..................................................................................................................................... 37

List of Figures

Figure 1-1. Main Window of Power Stage Designer Displaying Supported Topologies ..................................... 2
Figure 1-2. Topology Window for SEPIC ...................................................................................................... 3
Figure 1-3. Graph Window for FET Q1 of a SEPIC Operating in CCM .......................................................... 4
Figure 2-1. FET Losses Calculator Window ................................................................................................ 5
Figure 3-1. Load Step Calculator Window ................................................................................................ 7
Figure 4-1. Capacitor Current Sharing Calculator ...................................................................................... 8
Figure 5-1. Bulk Capacitor Calculator for AC/DC Power Supplies Window ............................................... 10
Figure 6-1. RCD-Snubber Calculator for Flyback Converters Window ....................................................... 12
Figure 7-1. RC-Snubber Calculator Window .............................................................................................. 13
Figure 8-1. Output Voltage Resistor Divider Calculator Window ......................................................... 15
Figure 9-1. Dynamic Output Voltage Scaling Calculator Window .......................................................... 17
Figure 10-1. Dynamic Output Voltage Scaling Calculator Window ......................................................... 18
Figure 11-1. Unit Converter Window ......................................................................................................... 19
Figure 12-1. Loop Calculator Window ...................................................................................................... 20
Figure 12-2. Schematic of a Type II Compensation Network ................................................................... 28
Figure 12-3. Schematic of a Type II Transconductance Compensation Network ...................................... 30
Figure 12-4. Schematic of a Type III Compensation Network .................................................................. 31
Figure 12-5. Schematic of an Isolated Type II Compensation Network With a Zener Clamp ...................... 32
1 Topologies Window

To start a power supply design with Power Stage Designer, first select a topology from the Topology menu. The window changes and displays the schematic of the selected topology with a set of input fields and various output values. After entering the parameters of the power supply specification, Power Stage Designer suggests a value for the output inductance to stay below the entered current ripple requirement. For isolated topologies, the tool also displays a recommendation for the transformer turns ratio (TTR) based on the selected maximum duty cycle and suggests a value for the magnetizing inductance. Users can enter values of their choice and evaluate their impact on voltage and current waveforms and other parameters like on-time, off-time, and duty cycle.

Figure 1-1 shows the main window of Power Stage Designer displaying supported topologies.
After clicking on one of the yellow highlighted components in the schematic (see Figure 1-2), a new window displays the voltage and current waveforms for this specific component (see Figure 1-3). Additional information like the minimum and maximum voltage, minimum and maximum current, as well as root mean square (RMS), average, and AC values for the current is also provided in this window. The input voltage can be changed across the entire input voltage range with a slider. For most topologies the load current can be altered in the range of 1% to 100% of the entered output current with a second slider. Some topology models do not support such a wide load current range, thus the load current slider can be changed only in the range of 50% and 100%. The Quasi-resonant Flyback model uses a fixed output power as base for all calculations. That is why the load current slider is not available for this specific topology.

Figure 1-2. Topology Window for SEPIC

1. The minimum inductance is calculated to stay below the specified current ripple over the entire input voltage range.
2. With coupled inductors half of the inductance is needed for the same current ripple compared to single inductors.
3. When using coupled inductors the field for L1 current ripple is used for calculating the minimum inductance.
4. Choose a low ESR capacitor (e.g. ceramic) as coupling capacitor to minimize losses.
5. The voltage ripple across the coupling capacitor depends mainly on its capacitance.
6. 10% voltage ripple compared to the input voltage is a proper value.
7. When using single inductors a RC-network may be needed in parallel with the coupling capacitor C1. Start with the suggested damping component values Rd and Cd.
8. The displayed frequency value for the right half plane zero (RHZP) is only a rough estimation.
11. The default values show the PMP30676 24-W nonsynchronous SEPIC pre-regulator reference design for automotive telematics control units: [https://www.ti.com/tool/PMP30676](https://www.ti.com/tool/PMP30676)
12. The LM5155 is a 2.2-MHz wide VIN, 1.5-A MOSFET driver, non-synchronous boost controller: [https://www.ti.com/product/LM5155](https://www.ti.com/product/LM5155)
Figure 1-3. Graph Window for FET Q1 of a SEPIC Operating in CCM

Note

All equations used for calculations are ideal, with the only exception that the forward voltage of rectifier and freewheeling diodes is considered. For a collection of the equations behind certain topologies, see the Power Topologies Handbook.
2 FET Losses Calculator

The FET Losses Calculator lets the user either compare two different FETs or calculate losses for the main FET and a synchronous rectifier in a hard-switching power stage. Figure 2-1 shows the FET Losses Calculator window.

Note

The Quasi-resonant Flyback, LLC-Half-Bridge, LLC-Full-Bridge, and Phase-Shifted Full-Bridge are resonant topologies. Manual inputs can provide more accurate results.

To attain the most accurate results, it is important to determine the gate drive voltage (\(V_{\text{GS}}\)) of the power management controller since the values for \(Q_g\) (which is relevant for driver losses) and \(R_{\text{DS(on)}}\) are dependent on this voltage and must be obtained from graphs in the data sheet of the FET.

The different losses which can be seen in the FET of a power supply are conducted losses, switching losses, \(C_{\text{oss}}\) losses, and body diode losses. Reverse recovery losses are neglected, but can become significant at high switching frequencies.

Conductive losses:

\[
P_{\text{cond}} = I_{\text{FET,rms}}^2 \times R_{\text{DS(on)}}
\]
Switching losses:

\[
\begin{align*}
  t_{\text{rise}} &= \left(\frac{Q_{gs} - Q_{g}(\text{th})}{V_{GS} - V_{\text{mill}} + V_{GS}(\text{th})/2}\right) \times R_{g,\text{total}} + \frac{Q_{gd} \times R_{g,\text{total}}}{V_{\text{mill}}}
  \\
  t_{\text{fall}} &= \frac{Q_{gd} \times R_{g,\text{total}}}{V_{\text{mill}}} + \left(\frac{Q_{gs} - Q_{g}(\text{th})}{V_{GS} - V_{\text{mill}} + V_{GS}(\text{th})/2}\right)
  \\
  P_{\text{switching}} &= V_{DS} \times \frac{f_{\text{switch}}}{2} \times \left( t_{\text{rise}} \times I_{\text{FET, min}} + t_{\text{fall}} \times I_{\text{FET, max}} \right)
\end{align*}
\]  

(2)

Coss losses:

\[
P_{\text{Coss}} = C_{\text{oss}} \times V_{DS}^2 \times \frac{f_{\text{switch}}}{2}
\]  

(3)

Body Diode losses:

\[
P_{\text{body}} = V_{SD} \times f_{\text{switch}} \times \left( t_{\text{dead, on}} \times I_{\text{FET, min}} + t_{\text{dead, off}} \times I_{\text{FET, max}} \right)
\]  

(4)

The total losses for the main FET can be calculated as indicated in Equation 5:

\[
P_{\text{total}} = P_{\text{cond}} + P_{\text{switching}} + P_{\text{Coss}}
\]  

(5)

For synchronous rectifiers, the switching losses equal zero due to soft switching, but during the dead time the body diode is conducting. So the total losses result as indicated in Equation 6:

\[
P_{\text{total}} = P_{\text{cond}} + P_{\text{body}} + P_{\text{Coss}}
\]  

(6)

Additionally, driver losses occur in the power management controller, which can be calculated as shown in Equation 7:

\[
P_{\text{driver}} = Q_{g} \times V_{GS} \times f_{\text{switch}}
\]  

(7)

Power management controllers typically have a limited amount of gate drive current they can source and sink. Therefore, it is important to adjust the total resistance in the gate drive path so the resulting gate drive current is equal to or smaller than the limit in the data sheet.
3 Load Step Calculator

The Load Step Calculator enables the user to estimate the minimum required output capacitance to meet certain load transient requirement for power supplies that use current mode control or voltage mode control schemes.

Current Mode Control (CMC):

\[
C_{out} = \frac{1}{2 \times \pi \times f_{co}} \times \left( \frac{\Delta V_{out}}{\Delta I_{tran}} - \frac{1}{ESR} \right) \times \sqrt{2 - 2 \times \cos\left(\frac{PM \times \pi}{180}\right)}
\]  

(8)

Voltage Mode Control (VMC):

\[
C_{out} = \frac{1}{2 \times \pi \times f_{co}} \times \left( \frac{1}{\Delta I_{tran}} - \frac{1}{2 \times \pi \times f_{co} \times L} \right) \times \sqrt{2 - 2 \times \cos\left(\frac{PM \times \pi}{180}\right)}
\]  

(9)

1. A phase margin of minimum 60° at room temperature is recommended for all designs.
2. A phase margin of minimum 65° at room temperature is recommended for designs using electrolytic output capacitors.
3. DC-biasing effects of MLCCs need to be considered when selecting the right amount of output capacitance.
4. The effect of ESL is neglected in this calculation model, but needs to be considered when designing high current converters (>50A).
5. Power Tips: Calculating capacitance for load transients.

https://ieeetoday.com/blogs/tribe/powerhouse/archive/2015/05/14/power-tips-calculating-capacitance-for-load-transients

Figure 3-1. Load Step Calculator Window
4 Capacitor Current Sharing Calculator

When connecting different kinds of capacitors in parallel at the input or output of a power supply, the RMS current going through each capacitor is different as it depends on the impedance of the capacitors across the entire frequency range. For exact results for the RMS current per capacitor, impedances and currents must be calculated for all harmonics of the switching frequency. The RMS current for each harmonic must be derived with a Fast Fourier Transformation (FFT) of the total current signal based on the ratio between total impedance and single-capacitor impedance at that harmonic frequency.

Figure 4-1 shows the Capacitor Current Sharing Calculator.

In Power Stage Designer, the impedances and the RMS currents are only calculated at the switching frequency. Thus, the resulting RMS currents are rough estimations.

\[
Z_{cap,n} = ESR_{n} + i \times \left(2 \times \pi \times f_{switch} \times ESL_{n} - \frac{1}{2 \times \pi \times f_{switch} \times C_{n}} \right)
\]  

(10)

Typical ESL values for capacitors are from 1 nH to 7 nH. By assuming 6 nH/cm as parasitic inductance for a conductor, the inductance for a ceramic capacitor can be estimated by multiplying this value with the capacitor length. PCB traces and vias can increase this value slightly (see [1]).
The total impedance of three parallel capacitors at the switching frequency results as seen in Equation 11:

\[
Z_{\text{total}} = \frac{1}{Z_{\text{cap}, 1}} + \frac{1}{Z_{\text{cap}, 2}} + \frac{1}{Z_{\text{cap}, 3}}
\]  

(11)

The RMS current of one capacitor, while neglecting all other harmonics besides the switching frequency, can be calculated as seen in Equation 12:

\[
I_{\text{rms, cap, n}} = I_{\text{rms, total}} \times \frac{|Z_{\text{total}}|}{|Z_{\text{cap, n}}|}
\]  

(12)
5 AC/DC Bulk Capacitor Calculator

AC/DC power supplies typically require a bulk capacitor behind the input rectifier that provides a quasi-constant input voltage for the converter stage (see Figure 5-1). Power Stage Designer can calculate the minimum capacitance based on the desired minimum bulk voltage $V_{bulk,min}$, the maximum acceptable voltage ripple $\Delta V$ in percent, the input power $P_{in}$ and the minimum line frequency $f_{line,min}$ (see Equation 13).

$$V_{AC,\text{min}} = \frac{V_{bulk,\text{min}}}{(1 - \Delta V) \times \sqrt{2}}$$

$$t_{\text{discharge}} = \frac{1}{4 \times f_{line,\text{min}}} + \frac{1}{2 \times \pi \times f_{line,\text{min}}} \times \sin^{-1}(1 - \Delta V)$$

$$t_{\text{charge}} = \frac{1}{4 \times f_{line,\text{min}}} - \frac{1}{2 \times \pi \times f_{line,\text{min}}} \times \sin^{-1}(1 - \Delta V)$$

$$C_{bulk} = \frac{2 \times P_{in} \times t_{\text{discharge}}}{V_{bulk,\text{min}}^2 \times \left(\frac{1}{1 - \Delta V} - 1\right)}$$

$$I_{\text{bulk, rms}} = \sqrt{\frac{C_{bulk} \times V_{bulk,\text{min}} \times \left(\frac{1}{1 - \Delta V} - 1\right)}{t_{\text{charge}} \times \sqrt{3}}} + \left(\frac{P_{in}}{V_{bulk,\text{min}}}\right)^2$$

(13)

Figure 5-1. Bulk Capacitor Calculator for AC/DC Power Supplies Window
6 RCD-Snubber Calculator for Flyback Converters

In Flyback converters the output voltage is reflected from the secondary to the primary side. Additionally, parasitics caused by the layout and the Flyback transformer leakage inductance can cause a voltage spike followed by ringing when the MOSFET is turning off. The voltage spike and the ringing can be limited by implementing an RCD-snubber circuit in parallel to the primary winding. The energy of the high-frequency ringing is dissipated in the RCD-network. The RCD-Snubber Calculator for Flyback converters in Power Stage Designer helps the designer choose the starting values for snubber resistor and capacitor based on the user’s inputs, which follow:

- Sum of output voltage and rectifier voltage
- Flyback transformer turns ratio
- Leakage inductance
- Maximum primary current
- Switching frequency
- Permitted voltage overshoot as a factor
- Snubber capacitor voltage ripple in percent
Figure 6-1 shows the RCD-Snubber Calculator for Flyback Converters window.

![RCD-Snubber Calculator for Flyback Converters Window](image)

\[ V_{\text{snub}} = K_{\text{snub}} \times \frac{N_p}{N_s} \times (V_{\text{out}} + V_I) \]  

(14)

\( V_{\text{snub}} \) is the reflected output voltage plus the permitted overshoot caused by transformer leakage inductance and switching node parasitics. Thus \( K_{\text{snub}} \) has a value greater than 1. TI recommends a value of 1.5 for most applications, permitting 50% overshoot (see [1]).
Starting Snubber resistance:

\[ R_{\text{snub}} = \frac{1}{2} \times L_{\text{leak}} \times I_{\text{max, pri}}^2 \times \frac{V_{\text{snub}}^2}{V_{\text{snub}} - \frac{N_p}{N_s} \times (V_{\text{out}} + V_t)} \times f_{\text{switch}} \]  

(15)

Starting Snubber capacitance:

\[ C_{\text{snub}} = \frac{V_{\text{snub}}}{2 \times V_{\text{snub}} \times R_{\text{snub}} \times f_{\text{switch}}} \]  

(16)

7 RC-Snubber Calculator

An RC-Snubber circuit is one option to reduce ringing in a switch mode power supply. Alternatives are the use of MOSFET gate resistors or a resistor in series with the bootstrap capacitor to slow down rise and/or fall times. With the RC-Snubber Calculator, Power Stage Designer helps the designer determine starting values for the snubber resistor and capacitor.

Figure 7-1 shows the RC-Snubber Calculator window.

- Measure the oscillation frequency \( f_0 \) of the circuit without a snubber network.
- Add a capacitor \( C_1 \) in parallel with the rectifier or FET and measure the shifted oscillation frequency \( f_1 \). Select a \( C_1 \) value that is several times larger than the rectifier’s stated typical capacitance at full reverse voltage or the FET’s output capacitance.
- After entering those three values, the tool will propose starting values for the R-C Snubber network.
- Power Tips: Calculate an R-C snubber in seven steps:
  - [https://e2e.ti.com/blogs_/b/powerhouse/archive/2016/05/05/calculate-an-r-c-subber-in-seven-steps](https://e2e.ti.com/blogs_/b/powerhouse/archive/2016/05/05/calculate-an-r-c-subber-in-seven-steps)
- Use X7R, C0G or NPO capacitors.
Frequency shift ratio:

\[ m = \frac{f_0}{f_1} \]  \hspace{1cm} (17)

Parasitic capacitance:

\[ C_0 = \frac{C_1}{m^2 - 1} \]  \hspace{1cm} (18)

Parasitic inductance:

\[ L = \frac{m^2 - 1}{(2 \times \pi \times f_0)^2 \times C_1} \]  \hspace{1cm} (19)

Initial Snubber capacitance:

\[ C_{\text{snub}} = 3 \times C_0 \]  \hspace{1cm} (20)

Initial Snubber resistance:

\[ R_{\text{snub}} = \sqrt{\frac{L}{C_0}} \]  \hspace{1cm} (21)
8 Output Voltage Resistor Divider

The Output Voltage Resistor Divider Tool calculates the closest resistor values of the chosen E-Series to match the specified output voltage based on the entered reference voltage, reference voltage tolerance, and desired resistance value. The resistance value can be entered for the high-side (HS) or the low-side (LS) resistor. It is also possible to parallel two resistors to get more precise results. The following equations calculate the resulting output voltage while respecting resistor tolerances and reference voltage tolerances. However, because effects caused by the bias current are not considered for the calculations, these values are estimates.

Figure 8-1 shows the Output Voltage Resistor Divider Calculator window.

Effective output voltage with chosen resistance values (see Equation 22):

\[
V_{out, real} = V_{ref} \times \frac{R_{HS} + R_{LS}}{R_{LS}}
\]

\[
\Delta V_{out} = \frac{V_{out, real} - V_{out}}{V_{out}}
\]

Bias current:

\[
I_{bias} = \frac{V_{out, real}}{R_{HS} + R_{LS}}
\]
Worst-case minimum output voltage:

\[ V_{\text{out, min}} = V_{\text{ref, min}} \times \frac{R_{\text{HS, min}} + R_{\text{LS, max}}}{R_{\text{LS, max}}} \]

\[ \Delta V_{\text{out, min}} = \frac{V_{\text{out, min}} - V_{\text{out}}}{V_{\text{out}}} \]  

Worst-case maximum output voltage:

\[ V_{\text{out, max}} = V_{\text{ref, max}} \times \frac{R_{\text{HS, max}} + R_{\text{LS, min}}}{R_{\text{LS, min}}} \]

\[ \Delta V_{\text{out, max}} = \frac{V_{\text{out, max}} - V_{\text{out}}}{V_{\text{out}}} \]
9 Dynamic Analog Output Voltage Scaling

If the output voltage of a power supply must be adjustable, add a third resistor to the feedback resistor divider and apply an analog voltage to this resistor (for example, with the DAC of a microcontroller). The analog signal can also be provided by smoothing a PWM signal with a low-pass filter. After entering the minimum output voltage, maximum output voltage, reference voltage, maximum adjusting voltage signal, and the desired value for the top feedback resistor, Power Stage Designer calculates the required bottom feedback resistance and the adjusting voltage signal series resistance, as well as the minimum bias current going through the top feedback resistor.

Figure 9-1 shows the Dynamic Output Voltage Scaling Calculator window.

\[
I_{R1,\text{min}} = \frac{V_{\text{out, min}} - V_{\text{ref}}}{R_1}
\]

\[
R_3 = \frac{R_1 \times V_{\text{adj, max}}}{V_{\text{out, max}} - V_{\text{ref}} - R_1 \times I_{R1,\text{min}}}
\]

\[
R_2 = \frac{R_1 \times R_3 \times V_{\text{ref}}}{R_3 \times V_{\text{out, max}} - R_3 \times V_{\text{ref}} - R_1 \times V_{\text{ref}}}
\]

(26)
10 Dynamic Digital Output Voltage Scaling

Dynamic output voltage adjustment can also be achieved by applying GPIO signals to an array of resistors and signal FET combinations in parallel with the low-side resistor of the feedback divider. For most cases, a microcontroller output in open-drain configuration can be used instead of an external signal FET because it is already part of the system. Power Stage Designer calculates the low-side feedback resistor, the voltage per step, the bias current, and the series resistance for each bit based on the output voltage range, the reference voltage, the number of bits, and the value of the high-side feedback resistor.

Figure 10-1 shows the Dynamic Output Voltage Scaling Calculator window.

\[
I_{R1,\text{min}} = \frac{V_{\text{out, min}} - V_{\text{ref}}}{R_1}
\]

\[
R_2 = \frac{R_1 \times V_{\text{ref}}}{V_{\text{out, min}} - V_{\text{ref}}}
\]

\[
V_{\text{step}} = \frac{V_{\text{out, max}} - V_{\text{out, min}}}{2^{\text{Bits}} - 1}
\]

\[
R_{\text{Bit n}} = \frac{1}{\frac{V_{\text{out, min}} + 2^{\text{Bit}} \times V_{\text{step}} - V_{\text{ref}}}{R_1 \times V_{\text{ref}}} - \frac{1}{R_2}}
\]

The LM10011 is a device that has this feature integrated for 4/6-Bit VID.
11 Unit Converter

The Unit Converter can help power supply designers convert typical parameters related to power supplies. These parameters are magnetic flux, gain, length, weight, airstream, PCB copper thickness, and temperature. Figure 11-1 shows the Unit Converter window.

![Figure 11-1. Unit Converter Window](image-url)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Unit Conversion</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flux</td>
<td>1000</td>
<td>G to mT</td>
<td>100.0</td>
</tr>
<tr>
<td>Gain</td>
<td>10</td>
<td>factor to Voltage dB</td>
<td>20.0</td>
</tr>
<tr>
<td>Length</td>
<td>100</td>
<td>mil to mm</td>
<td>2.54</td>
</tr>
<tr>
<td>Weight</td>
<td>1</td>
<td>oz to g</td>
<td>28.349</td>
</tr>
<tr>
<td>Airstream</td>
<td>100</td>
<td>ftm to m/s</td>
<td>0.508</td>
</tr>
<tr>
<td>PCB Copper</td>
<td>1</td>
<td>oz to μm</td>
<td>35.0</td>
</tr>
<tr>
<td>Temperature</td>
<td>20</td>
<td>°C to °F</td>
<td>68.0</td>
</tr>
<tr>
<td>Power</td>
<td>200</td>
<td>kW to hp</td>
<td>272</td>
</tr>
<tr>
<td>Torque</td>
<td>1000</td>
<td>Nm to lb-ft</td>
<td>737.56</td>
</tr>
<tr>
<td>Speed</td>
<td>250</td>
<td>km/h to mph</td>
<td>155.34</td>
</tr>
</tbody>
</table>
12 Loop Calculator

The Loop Calculator can help power supply designers with the compensation network for voltage mode controlled (VMC) buck converters or current mode controlled (CMC) buck, boost, inverting buck-boost, forward, and flyback converters operating in continuous conduction mode (CCM). The transfer functions have been simplified, thus the results give a first-order approximation of how the Bode plot of the power supply will appear. Figure 12-1 shows the Loop Calculator window.

Figure 12-1. Loop Calculator Window

The following steps apply when using the Loop Calculator.

1. Select the topology/control scheme and the type of compensation for the design with the radio buttons in the bottom-left corner. Typically, only the VMC buck needs a Type III Compensation. For all CMC topologies, a Type II Compensation is usually sufficient.
2. Fill in all input fields with white background. If the Loop Calculator is started from one of the supported topologies, applicable values from the topologies window will directly transfer to the Loop Calculator window.
3. Under General Information (from the schematic) sum the capacitance of the same output capacitor types and calculate their effective ESR. The DC-biasing effect for ceramic capacitors must be considered because it can have a major impact on the accuracy of the gain and phase plot of the power stage.
4. Enter the Gain Information (from the schematic and the data sheet for the controller).
5. Fill in the values for RFBT and RFBB. With this information the Loop Calculator can suggest values for the compensation network of the entered power supply design.
The compensation network suggestions are calculated as follows:

### CAUTION

If unusual input conditions are applied, the suggestions of the tool do not necessarily lead to a stable system.

- Compensation zeroes are placed on the pole of the transfer function of the power stage (L and \( C_{\text{out}} \) double pole for VMC, \( R_{\text{out}} \) and \( C_{\text{out}} \) single pole for CMC).
- Compensation poles are placed on the lower of either half of the switching frequency or the ESR zero for Buck derived topologies.
- Compensation poles are placed on the lower of either the right half plane zero (RHPZ) frequency or the ESR zero frequency for Boost/Buck-Boost derived topologies.
- The maximum achievable crossover frequency is approximately two decades below the GBWP (gain bandwidth product) of the error amplifier. The gain of the compensation network should never go above the open loop gain of the error amplifier. Otherwise, the error amplifier will be clipping.
- For Boost/Buck-Boost derived topologies the desired crossover frequency is automatically set to 1/5 of the RHPZ frequency.

### 12.1 Inputs

Table 12-1 lists general information.

**Table 12-1. General Information**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{\text{in}} )</td>
<td>Input voltage</td>
</tr>
<tr>
<td>( V_{\text{out}} )</td>
<td>Output voltage</td>
</tr>
<tr>
<td>( I_{\text{out}} )</td>
<td>Load current</td>
</tr>
<tr>
<td>( L )</td>
<td>Inductance / Flyback primary inductance</td>
</tr>
<tr>
<td>( DCR_L )</td>
<td>Inductor DC resistance</td>
</tr>
<tr>
<td>( C_{\text{out,1}} )</td>
<td>Capacitance output capacitor 1</td>
</tr>
<tr>
<td>( \text{ESR}_{\text{out,1}} )</td>
<td>Equivalent series resistance output capacitor 1</td>
</tr>
<tr>
<td>( C_{\text{out,2}} )</td>
<td>Capacitance output capacitor 2</td>
</tr>
<tr>
<td>( \text{ESR}_{\text{out,2}} )</td>
<td>Equivalent series resistance output capacitor 2</td>
</tr>
<tr>
<td>( f_{\text{switch}} )</td>
<td>Switching frequency</td>
</tr>
<tr>
<td>( N_p/N_s )</td>
<td>Transformer turns ratio</td>
</tr>
<tr>
<td>Opto BW</td>
<td>Optocoupler bandwidth</td>
</tr>
</tbody>
</table>

Table 12-2 lists gain information.

**Table 12-2. Gain Information**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{\text{ramp}} )</td>
<td>PWM ramp voltage</td>
</tr>
<tr>
<td>( G_m )</td>
<td>Error amplifier transconductance</td>
</tr>
<tr>
<td>( A_s )</td>
<td>Current-sense amplifier gain</td>
</tr>
<tr>
<td>( R_s )</td>
<td>Current-sense resistance</td>
</tr>
<tr>
<td>( A_{\text{OL}} )</td>
<td>Error amplifier open-loop gain</td>
</tr>
<tr>
<td>GBWP</td>
<td>Error amplifier gain bandwidth product</td>
</tr>
<tr>
<td>( R_p/R_D )</td>
<td>Optocoupler transfer ratio</td>
</tr>
<tr>
<td>CTR</td>
<td>Current Transfer Ratio</td>
</tr>
<tr>
<td>( V_{\text{slope}} )</td>
<td>Slope compensation voltage</td>
</tr>
<tr>
<td>SLM</td>
<td>Slope compensation multiplier</td>
</tr>
</tbody>
</table>
Current-sense gain $A_s$ and current-sense resistance $R_s$:

For converters with integrated current-sensing circuits, sometimes there are no specific values for $A_s$ and $R_s$ in the data sheet. Instead, a value for $G_{m, ps}$ (can also appear as “COMP to switch current transconductance”) is typically displayed. **Equation 28** shows the relationship between these values.

$$G_{m, ps} = \frac{1}{A_s \times R_s}$$  \hspace{1cm} (28)

In this case, values for $A_s$ and $R_s$ must be chosen to have the stated $G_{m, ps}$ as a result. (For example, use the $R_{DS(on)}$ of the internal FET for $R_s$ and calculate $A_s$ from **Equation 28**.)

The input field for $V_{slope}$ offers the user the option to use either $V_{slope}$ or a slope compensation multiplier (SLM), in case the value for $V_{slope}$ cannot be calculated by the designer (for example, because of internal slope compensation). Switching between these two variables can be done by right-clicking on the $V_{slope}$/SLM input field.

$V_{slope}$:
- Calculate the value for $V_{slope}$ with the equations from the data sheet. If the device has internal slope compensation, a value for $V_{slope}$ is typically given in the Electrical Characteristics section.

SLM:
- SLM is a variable to simulate the slope compensation under certain circumstances. How it affects calculations can be found in the subsections for each topology.
- Ideal slope compensation will be calculated with a value of 1.
- Values greater than 1 show how the converter will drift to VMC with increasing values of SLM, as the information of the original current signal will be lost at a certain point. A Type III compensation network would then be necessary to compensate the converter.
- Values in the range from 0 to 1 simulate conditions when not enough slope compensation is present, and a resonance will become visible at half the switching frequency caused by the quality factor of the double pole of the inductance.

**Table 12-3** lists component values.

<table>
<thead>
<tr>
<th>$R_{FBT}$</th>
<th>Top feedback resistance</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{FBB}$</td>
<td>Bottom feedback resistance</td>
</tr>
<tr>
<td>$R_{FF}$</td>
<td>Compensation feed-forward resistance</td>
</tr>
<tr>
<td>$R_{COMP}$</td>
<td>Compensation resistance</td>
</tr>
<tr>
<td>$C_{FF}$</td>
<td>Compensation feed-forward capacitance</td>
</tr>
<tr>
<td>$C_{COMP}$</td>
<td>Compensation capacitance</td>
</tr>
<tr>
<td>$C_{HF}$</td>
<td>Compensation high-frequency capacitance</td>
</tr>
</tbody>
</table>

For Type II and Type II transconductance compensation networks, the Loop Calculator offers an option to use an additional Feed-Forward Capacitor in parallel with $R_{FBT}$. This option can be enabled by right-clicking on the $C_{FF}$ input field and choosing **Use**.

At start-up the Loop Calculator displays only the resulting Bode plot for the Total Gain and Total Phase. The graphs for the Gain of the Power Stage, Phase of the Power Stage, Gain of the Error Amplifier, Phase of the Error Amplifier and the Error Amplifier Open Loop Gain can be switched on by selecting the respective checkbox.
12.2 Transfer Functions

12.2.1 Output Impedance Transfer Function

For two parallel capacitors the transfer function can be written as shown in Equation 29:

\[
Z_{out} = \frac{R_{out} \times (s \times C_1 \times ESR_1 + 1) \times (s \times C_2 \times ESR_2 + 1)}{(s \times C_1 \times ESR_1 + 1) \times (s \times C_2 \times ESR_2 + 1) + R_{out} \times [s \times C_2 \times (s \times C_1 \times ESR_1 + 1) + s \times C_1 \times (s \times C_2 \times ESR_2 + 1)]}
\]  
(29)

12.2.2 Transfer Function VMC Buck Power Stage

\[
\frac{\hat{V}_{out}}{V_c} = \frac{K_m \times Z_{out}}{Z_L + Z_{out}}
\]  
(30)

DC-Gain:

\[
K_m = \frac{V_{in}}{V_{ramp}}
\]  
(31)

Filter-Inductor Impedance:

\[
Z_L = s \times L + DCR_L
\]  
(32)

12.2.3 Transfer Function CMC Buck Power Stage

\[
\frac{\hat{V}_{out}}{V_c} = \frac{K_m \times Z_{out}}{Z_L + Z_{out} + K_m \times R_i \times H(s)}
\]  
(33)

Duty cycle:

\[
D = \frac{V_{out}}{V_{in}}
\]  
(34)

DC-Gain:

\[
K_m = \frac{1}{(0.5 - D) \times R_s \times A_s \times \frac{1}{f_{switch} \times L} + \frac{V_{slope}}{V_{in}}}
\]  
(35)

Sampling Gain Pole:

\[
\omega_L = \pi \times f_{switch}
\]  
(36)

\[
R_i = A_s \times R_s
\]  
(37)

\[
H(s) = 1 + \frac{s}{\omega_L \times \omega_L} + \frac{s^2}{\omega_L^2}
\]  
(38)

With \(V_{slope}\):

\[
s_e = V_{slope} \times f_{switch}
\]  
(39)
With SLM:

\[ s_e = \frac{\text{SLM} \times V_{\text{out}} \times A_s \times R_s}{L} \]

\[ s_n = \frac{(V_{\text{in}} - V_{\text{out}}) \times A_s \times R_s}{L} \]

\[ Q_L = \pi \times \left[ \frac{1}{\left(1 + \frac{s_e}{s_n}\right) \times (1 - D) - 0.5} \right] \]  (40)

12.2.4 Transfer Function CMC Boost Power Stage

\[ \frac{\hat{v}_{\text{out}}}{V_c} = \frac{K_m \times \left(1 - D\right) \times \left(1 - \frac{Z_L}{(1 - D)^2 \times R_{\text{out}}}\right)}{(1 - D)^2 + \frac{Z_L}{Z_{\text{out}}} + K_m \times R_i \times H(s) \times \left(\frac{1}{V_{\text{out}}} + \frac{1}{Z_{\text{out}}} + K \times K_m \times (1 - D) \times \left(1 - \frac{Z_L}{(1 - D)^2 \times R_{\text{out}}}\right)\right)} \]  (41)

Duty cycle:

\[ D = \frac{V_{\text{out}} - V_{\text{in}}}{V_{\text{out}}} \]  (42)

DC-Gain:

\[ K_m = \frac{1}{(0.5 - D) \times R_s \times A_s \times \frac{1}{f_{\text{switch}}} \times L + \frac{V_{\text{slope}}}{V_{\text{in}}}} \]  (43)

\[ K = 0.5 \times R_s \times A_s \times \frac{1}{f_{\text{switch}}} \times L \times D \times (1 - D) \]  (44)

Sampling Gain Pole:

\[ \omega_L = \pi \times f_{\text{switch}} \]  (45)

\[ R_i = A_s \times R_s \]  (46)

\[ H(s) = 1 + \frac{s}{Q_L \times \omega_L} + \frac{s^2}{\omega_L^2} \]  (47)

With \( V_{\text{slope}} \):

\[ s_e = V_{\text{slope}} \times f_{\text{switch}} \]  (48)
With SLM:

\[ s_e = \frac{\text{SLM} \times V_{\text{out}} \times A_s \times R_s}{L} \]

\[ s_n = \frac{V_{\text{in}} \times A_s \times R_s}{L} \]

\[ Q_L = \pi \times \left(1 + \frac{s_e}{s_n}\right) (1 - D) - 0.5 \] (49)

### 12.2.5 Transfer Function CMC Inverting Buck-Boost Power Stage

\[
\frac{V_{\text{out}}}{V_C} = \frac{K_m \times (1 - D) \times \left(1 - \frac{D \times Z_L}{(1 - D)^2 \times R_{\text{out}}}ight)}{(1 - D)^2 + \frac{Z_L}{Z_{\text{out}}} + K_m \times R_i \times H(s) \times \left(\frac{D}{R_{\text{out}} + \frac{1}{Z_{\text{out}}}} + K \times K_m \times (1 - D) \times \left(1 - \frac{D \times Z_L}{(1 - D)^2 \times R_{\text{out}}}ight)\right)}
\] (50)

Duty cycle:

\[ D = \frac{-V_{\text{out}}}{V_{\text{out}} + V_{\text{in}}} \] (51)

Sampling Gain Pole:

\[ \omega_L = \pi \times f_{\text{switch}} \] (52)

\[ R_i = A_s \times R_s \] (53)

\[ H(s) = 1 + \frac{s}{Q_L \times \omega_L} + \frac{s^2}{\omega_L^2} \] (54)

\[ K_m = \frac{1}{(0.5 - D) \times R_s \times A_s \times \frac{1}{f_{\text{switch}} \times L} + \frac{V_{\text{slope}}}{V_{\text{in}} - V_{\text{out}}}} \] (55)

\[ K = 0.5 \times R_s \times A_s \times \frac{1}{f_{\text{switch}} \times L} \times D \times (1 - D) \] (56)

With \( V_{\text{slope}} \):

\[ s_e = V_{\text{slope}} \times f_{\text{switch}} \] (57)
With SLM:

\[ s_e = \frac{\text{SLM} \times (-V_{\text{out}})}{L} \times A_s \times R_s \]

\[ s_n = \frac{V_{\text{in}} \times A_s \times R_s}{L} \]

\[ Q_L = \frac{\pi \times \left( 1 + \frac{s_e}{s_n} \right) \times (1 - D) - 0.5}{(1 + s_e \times s_n)} \]

(58)

12.2.6 Transfer Function CMC Forward Power Stage

For interleaved topologies like Push-Pull, Half-Bridge, or Full-Bridge, twice as much FET switching frequency must be used for calculations because the output inductor “sees” twice the FET switching frequency.

\[ \frac{v_{\text{out}}}{v_c} = \frac{K_m \times N_S \times N_p}{Z_{\text{out}} + K_m \times R_i \times N_S} + \frac{K_m \times N_S \times N_p}{Z_{\text{out}} + K_m \times R_i \times N_S} \]

(59)

Duty cycle:

\[ D = \frac{V_{\text{out}} \times N_p}{N_S} \]

(60)

DC-Gain:

\[ K_m = \frac{1}{(0.5 - D) \times R_s \times A_s \times \frac{1}{f_{\text{sw}} \times L} + \frac{V_{\text{slope}}}{V_{\text{in}}}} \]

(61)

Sampling Gain Pole:

\[ \omega_L = \pi \times f_{\text{switch}} \]

(62)

\[ R_i = A_s \times R_s \]

(63)

\[ A_s = \frac{1}{N'} \]

(64)

\( N' \) is the turns ratio between auxiliary and primary winding.

\[ H(s) = 1 + \frac{s}{Q_L \times \omega_L} + \frac{s^2}{\omega_L^2} \]

(65)

With \( V_{\text{slope}} \):

\[ s_e = V_{\text{slope}} \times f_{\text{switch}} \]

(66)
With SLM:

\[ s_e = \frac{SLM \times V_{out} \times \frac{N_p}{N_s} \times A_s \times R_s}{L \times \left(\frac{N_p}{N_s}\right)^2} \]

\[ s_n = \frac{V_{in} \times \frac{N_s}{N_p} - V_{out}}{L} \times A_s \times R_s \]

\[ Q_L = \frac{1}{\pi \times \left(1 + \frac{s_e}{s_n}\right) \times (1 - D) - 0.5} \quad (67) \]

### 12.2.7 Transfer Function CMC Flyback Power Stage

\[ \frac{\dot{\theta}_{out}}{\theta_c} = \frac{K_m \times \left(1 - D\right) \times \left(1 - \frac{D \times Z_L}{(1 - D)^2 \times R_{out} \times \left(\frac{N_p}{N_s}\right)^2}\right)}{(1 - D)^2 + \frac{Z_L}{Z_{out} \times \left(\frac{N_p}{N_s}\right)^2} + K_m \times R_i \times H(s) \times \left(\frac{D}{R_{out} \times Z_{out} \times \left(\frac{N_p}{N_s}\right)^2} + \frac{1}{Z_{out} \times \left(\frac{N_p}{N_s}\right)^2}\right) + K \times K_m \times (1 - D) \times \left(\frac{D \times Z_L}{(1 - D)^2 \times R_{out} \times \left(\frac{N_p}{N_s}\right)^2}\right)} \]

Duty cycle:

\[ D = \frac{V_{out} \times \frac{N_p}{N_s}}{V_{in} + V_{out} \times \frac{N_p}{N_s}} \quad (69) \]

DC-Gain:

\[ K_m = \frac{1}{(0.5 - D) \times R_s \times A_s \times \frac{1}{f_{switch} \times L} + \frac{V_{slope}}{V_{in} + \left(\frac{N_p}{N_s}\right) \times V_{out}}} \quad (70) \]

\[ K = 0.5 \times R_s \times A_s \times \frac{1}{f_{switch} \times L} \times D \times (1 - D) \quad (71) \]

Sampling Gain Pole:

\[ \omega_L = \pi \times f_{switch} \quad (72) \]

\[ R_i = A_s \times R_s \quad (73) \]

\[ H(s) = 1 + \frac{s}{Q_L \times \omega_L} + \frac{s^2}{\omega_L^2} \quad (74) \]

With \(V_{slope}\):

\[ s_e = V_{slope} \times f_{switch} \quad (75) \]
With SLM:

\[ s_e = \frac{\text{SLM} \times V_{\text{out}} \times N_p \times A_s \times R_s}{L} \]

\[ s_n = \frac{V_{\text{in}} \times A_s \times R_s}{L} \]

\[ Q_L = \frac{1}{\pi \times \left(1 + \frac{s_e}{s_n}\right) \times (1 - D) - 0.5} \]  

(76)

### 12.2.8 Transfer Function Closed Loop

Closed-loop error amplifier transfer function for non-isolated feedback:

\[ \frac{v_c}{v_{\text{out}}} = -G_{\text{EA}}(s) \times \frac{1}{1 + \left(\frac{1}{\omega_{\text{OL}}} + \frac{1}{\omega_{\text{BW}}} + (1 + G_{\text{FB}}(s))\right)} \]  

(77)

### 12.2.8.1 Transfer Function Type II Compensation Network

**Figure 12-2** is a schematic of a Type II compensation network.

![Type II Compensation Network Schematic](schematic)

**Figure 12-2. Schematic of a Type II Compensation Network**

Type II with feed forward:

\[ G_{\text{EA}}(s) = \frac{A_{\text{VM}} \times \frac{\omega_{\text{ZE}A}}{s} \times \left(1 + \frac{s}{\omega_{\text{ZE}A}}\right) \times \left(1 + \frac{s}{\omega_{\text{ZF}F}}\right)}{\left(1 + \frac{\omega_{\text{HF}}}{C_{\text{COMP}}}\right) \times \left(1 + \frac{s}{\omega_{\text{HF}}}\right)} \]  

(78)

\[ G_{\text{FB}}(s) = \frac{A_{\text{VM}} \times \frac{\omega_{\text{ZE}A}}{s} \times \left(1 + \frac{s}{\omega_{\text{ZE}A}}\right) \times \left(1 + \frac{s}{\omega_{\text{ZF}F}}\right)}{\left(R_{\text{FB}} + R_{\text{FB}}\right) \times \left(1 + \frac{\omega_{\text{HF}}}{C_{\text{COMP}}}\right) \times \left(1 + \frac{s}{\omega_{\text{HF}}}\right)} \]  

(79)

Type II:

\[ G_{\text{EA}}(s) = \frac{A_{\text{VM}} \times \frac{\omega_{\text{ZE}A}}{s} \left(1 + \frac{s}{\omega_{\text{ZE}A}}\right)}{\left(1 + \frac{\omega_{\text{HF}}}{C_{\text{COMP}}}\right) \times \left(1 + \frac{s}{\omega_{\text{HF}}}\right)} \]  

(80)

\[ G_{\text{FB}}(s) = \frac{A_{\text{VM}} \times \frac{\omega_{\text{ZE}A}}{s} \left(1 + \frac{s}{\omega_{\text{ZE}A}}\right)}{\left(R_{\text{FB}} + R_{\text{FB}}\right) \times \left(1 + \frac{\omega_{\text{HF}}}{C_{\text{COMP}}}\right) \times \left(1 + \frac{s}{\omega_{\text{HF}}}\right)} \]  

(81)
Compensation zero:

\[ \omega_{ZEA} = \frac{1}{R_{COMP} \times C_{COMP}} \]  

(82)

Compensation pole:

\[ \omega_{HF} = \frac{1}{R_{COMP} \times C_{HF}} \]  

(83)

With additional feed-forward capacitor in parallel with \( R_{FBT} \):

\[ \omega_{ZFF} = \frac{1}{R_{FBT} \times C_{FF}} \]

\[ \omega_{PFF} = \frac{1}{\left( \frac{1}{R_{FBB}} + \frac{1}{R_{FBT}} \right) \times C_{FF}} \]  

(84)
12.2.8.2 Transfer Function Type II Transconductance Compensation Network

Figure 12-3 is a schematic of a Type II transconductance compensation network.

![Figure 12-3. Schematic of a Type II Transconductance Compensation Network](image)

Type II Transconductance with feed-forward:

\[
G_{EA}(s) = \frac{A_{VM} \times \frac{\alpha_{ZEA}}{s} \times \left(1 + \frac{s}{\omega_{ZEA}}\right) \times \left(1 + \frac{s}{\omega_{ZFF}}\right)}{\left(1 + \frac{C_{HF}}{C_{COMP}}\right) \times \left(1 + \frac{s}{\omega_{PFF}}\right) \times \left(1 + \frac{s}{\omega_{HF}}\right)}
\]  

(85)

\[
G_{FB}(s) = \frac{A_{VM} \times \frac{\alpha_{ZEA}}{s} \times \left(1 + \frac{s}{\omega_{ZEA}}\right) \times \left(1 + \frac{s}{\omega_{ZFF}}\right)}{\frac{R_{FBB}}{R_{FBB} + R_{FBT}} \times \left(1 + \frac{C_{HF}}{C_{COMP}}\right) \times \left(1 + \frac{s}{\omega_{PFF}}\right) \times \left(1 + \frac{s}{\omega_{HF}}\right)}
\]  

(86)

Type II Transconductance:

\[
G_{EA}(s) = \frac{A_{VM} \times \frac{\alpha_{ZEA}}{s} \times \left(1 + \frac{s}{\omega_{ZEA}}\right)}{\left(1 + \frac{C_{HF}}{C_{COMP}}\right) \times \left(1 + \frac{s}{\omega_{HF}}\right)}
\]  

(87)

\[
G_{FB}(s) = \frac{A_{VM} \times \frac{\alpha_{ZEA}}{s} \times \left(1 + \frac{s}{\omega_{ZEA}}\right)}{\frac{R_{FBB}}{R_{FBB} + R_{FBT}} \times \left(1 + \frac{C_{HF}}{C_{COMP}}\right) \times \left(1 + \frac{s}{\omega_{HF}}\right)}
\]  

(88)

DC-Gain:

\[
A_{VM} = \frac{R_{FBB}}{R_{FBB} + R_{FBT}} \times G_{m} \times R_{COMP}
\]  

(89)

Compensation zero:

\[
\omega_{ZEA} = \frac{1}{R_{COMP} \times C_{COMP}}
\]  

(90)

Compensation Pole:

\[
\omega_{HF} = \frac{1}{R_{COMP} \times C_{HF}}
\]  

(91)
With additional feed-forward capacitor in parallel with $R_{FBT}$:

\[
\omega_{ZF} = \frac{1}{R_{FBT} \times C_{FF}}
\]

\[
\omega_{PF} = \frac{1}{\frac{1}{R_{RFBB}} + \frac{1}{R_{RFBT}}} \times C_{FF}
\]  

(92)

12.2.8.3 Transfer Function Type III Compensation Network

Figure 12-4 is a schematic of a Type III compensation network.

![Figure 12-4. Schematic of a Type III Compensation Network](image)

Type III:

\[
G_{EA}(s) = \frac{A_{VM} \times \omega_{ZEA} \times \left(1 + \frac{s}{\omega_{ZEA}}\right) \times \left(1 + \frac{s}{\omega_{ZFF}}\right)}{\left(1 + \frac{s}{\omega_{HF}}\right) \times (1 + s \times \frac{C_{HF}}{C_{COMP}}) \times (1 + \frac{s}{\omega_{PF}}) \times (1 + s \times \frac{C_{HF}}{C_{COMP}})}
\]  

(93)

\[
G_{FB}(s) = \frac{A_{VM} \times \omega_{ZEA} \times \left(1 + \frac{s}{\omega_{ZEA}}\right) \times \left(1 + \frac{s}{\omega_{ZFF}}\right)}{\frac{R_{FB}}{R_{FB} + R_{FB}} \times \left(1 + \frac{s}{\omega_{HF}}\right) \times (1 + s \times \frac{C_{HF}}{C_{COMP}}) \times (1 + \frac{s}{\omega_{PF}}) \times (1 + s \times \frac{C_{HF}}{C_{COMP}})}
\]  

(94)

DC-Gain:

\[
A_{VM} = \frac{R_{COMP}}{R_{FBT}}
\]  

(95)

Compensation zero 1:

\[
\omega_{ZEA} = \frac{1}{R_{COMP} \times C_{COMP}}
\]  

(96)

Compensation zero 2:

\[
\omega_{ZFF} = \frac{1}{R_{FBT} \times C_{FF}}
\]  

(97)
Compensation pole 1:

\[ \omega_{FP} = \frac{1}{R_{FF} \times C_{FF}} \]  

(98)

Compensation pole 2:

\[ \omega_{HF} = \frac{1}{R_{COMP} \times C_{HF}} \]  

(99)

12.2.9 Transfer Function Isolated Type II Compensation Network With a Zener Clamp

Figure 12-5 is a schematic of an isolated Type II compensation network with a Zener clamp.

![Figure 12-5. Schematic of an Isolated Type II Compensation Network With a Zener Clamp](image)

Closed loop error amplifier transfer function for isolated feedback.

Type II Isolated with Zener Clamp:

\[ \frac{g_c}{V_{OUT}} = -CTR(s) \times \frac{R_P}{R_D} \times G_{EA}(s) \times \frac{1}{1 + \left(\frac{1}{A_{DL}} + \frac{s}{\omega_{BW}}\right) + (1 + G_{FB}(s))} \]  

(100)

\[ G_{EA}(s) = \frac{A_{VM} \times \frac{\omega_{ZEA}}{s} \times \left(1 + \frac{s}{\omega_{ZEA}}\right)}{1 + \frac{C_{HF}}{C_{COMP}}} \times \left(1 + \frac{s}{\omega_{HF}}\right) \]  

(101)

\[ G_{FB}(s) = \frac{A_{VM} \times \frac{\omega_{ZEA}}{s} \times \left(1 + \frac{s}{\omega_{ZEA}}\right)}{R_{FBB} \times R_{FBB} + R_{FBT}} \times \left(1 + \frac{C_{HF}}{C_{COMP}}\right) \times \left(1 + \frac{s}{\omega_{HF}}\right) \]  

(102)

\[ CTR(s) = \frac{CTR}{1 + \frac{s}{\omega_{OPTO}}} \]  

(103)
DC-Gain:

\[ A_{VM} = CTR \times \frac{R_P}{R_D} \quad (104) \]

Power Stage Designer uses a constant value of 1 for CTR.

Compensation zero:

\[ \omega_{ZEA} = \frac{1}{R_{COMP} \times C_{COMP}} \quad (105) \]

Compensation pole:

\[ \omega_{HF} = \frac{1}{R_{COMP} \times C_{HF}} \quad (106) \]

### 12.2.10 Transfer Function Isolated Type II Compensation Network Without a Zener Clamp

Figure 12-6 is a schematic of an isolated Type II compensation network without a Zener clamp.

**Figure 12-6. Schematic of an Isolated Type II Compensation Network Without a Zener Clamp**

\[ \frac{Q_C}{V_{out}} = -\frac{CTR(s) \times R_P}{R_D} \times \left[ 1 + G_{EA}(s) \times \frac{1}{1 + \left( \frac{1}{\omega_{OL}} + \frac{s}{\omega_{BW}} \right) + (1 + G_{FB}(s))} \right] \quad (107) \]

\[
G_{EA}(s) = A_{VM} \times \frac{\omega_{ZEA}}{s} \times \left( \frac{1}{1 + \frac{s}{\omega_{HF}}} \right) \times \left( \frac{1}{1 + \frac{s}{\omega_{HF}}} \right) \quad (108)
\]

\[
G_{FB}(s) = \frac{A_{VM} \times \omega_{ZEA}}{R_{FB} + R_{FB} + R_{FB}} \times \left( \frac{1}{1 + \frac{s}{\omega_{ZEA}}} \right) \times \left( \frac{1}{1 + \frac{s}{\omega_{HF}}} \right) \quad (109)
\]

\[
CTR(s) = \frac{CTR}{1 + \frac{s}{\omega_{OPTO}}} \quad (110)
\]
DC-Gain:

\[ A_{VM} = CTR \times \frac{R_P}{R_D} \] (111)

Compensation Zero:

\[ \omega_{ZEA} = \frac{1}{R_{COMP} \times C_{COMP}} \] (112)

Compensation pole:

\[ \omega_{HF} = \frac{1}{R_{COMP} \times C_{HF}} \] (113)

---

**Note**

**Loop Calculator Tips**

A Type I compensation network can be simulated by choosing a Type II compensation (Type II, Type II isolated with a Zener clamp, Type II isolated with inner loop) and setting \( R_{COMP} \) equal to \( R_{FBT} \). The crossover frequency depends on the value of \( C_{COMP} \). Set \( C_{HF} \) equal to \( C_{COMP} \).
13 Filter Designer

The Filter Designer enables the user to design a differential mode filter, such as the input filter for a power supply. The tool shows the Bode plot of the filter transfer function and the damping circuit and helps with finding a desirable damping circuit (see example in Figure 13-1). In addition, the filter impedance with and without the damping circuit is displayed to determine if the filter is stable or not.

![Filter Designer Window](image)

**Figure 13-1. Filter Designer Window**

13.1 Impedances

\[
Z_{IN/OUT}(s) = ESR_{IN/OUT} + s \times ESL_{IN/OUT} + \frac{1}{s \times C_{IN/OUT}} \tag{114}
\]

\[
Z_D(s) = R_D + ESR_D + s \times ESL_D + \frac{1}{s \times C_D} \tag{115}
\]

\[
Z_F(s) = ESR_F + s \times ESL_F + \frac{1}{s \times C_F} \tag{116}
\]

\[
C_L = \frac{1}{L_F} \times \left(\frac{1}{\pi \times SRF}\right)^2 \tag{117}
\]

\[
Z_L(s) = \frac{DCR + s \times L}{s \times C_L \times (DCR + s \times L) + 1} \tag{118}
\]

13.2 Transfer Functions

Noise source to input source, load:

\[
G_F(s) = \frac{Z_F(s)}{Z_F(s) + Z_L(s)} \tag{119}
\]
Input source, load to noise source:

\[
G_D(s) = \frac{Z_D(s) \times Z_{\text{IN/OUT}}(s)}{Z_D(s) + Z_{\text{IN/OUT}}(s)} \frac{Z_D(s) \times Z_{\text{IN/OUT}}(s)}{Z_D(s) + Z_{\text{IN/OUT}}(s)} + Z_L(s)
\] (120)

### 13.3 Filter Output Impedance

**Undamped:**

\[
Z_{\text{out, undamped}}(s) = \left| \frac{Z_L(s) \times Z_{\text{IN/OUT}}(s)}{Z_L(s) + Z_{\text{IN/OUT}}(s)} \right|
\] (121)

**Damped:**

\[
Z_{\text{out, damped}}(s) = \left| \frac{Z_L(s) \times Z_D(s) \times Z_{\text{IN/OUT}}(s)}{Z_L(s) + Z_D(s) \times Z_{\text{IN/OUT}}(s)} \right|
\] (122)

### 13.4 Damping Factor

\(f_{\text{damp}}\) is the filter frequency of the filter inductor and the parallel input/output capacitor and damping capacitor network.

\[
X_{\text{CIN/OUT}} = \frac{1}{2 \pi \times f_{\text{damp}} \times C_{\text{IN/OUT}}}
\] (123)

\[
X_{\text{Cd}} = \frac{1}{2 \pi \times f_{\text{damp}} \times C_{\text{d}}}
\] (124)

Effective impedance at \(f_{\text{damp}}\):

\[
Z_{\text{eff}} = \sqrt{\frac{\text{ESR}_{\text{IN/OUT}}^2 + X_{\text{CIN/OUT}}^2}{(R_D + \text{ESR}_D)^2 + X_{\text{Cd}}^2}}
\] (125)

Effective phase angle at \(f_{\text{damp}}\):

\[
\varphi_{\text{eff}} = \tan^{-1} \left( \frac{X_{\text{CIN/OUT}}}{\text{ESR}_{\text{IN/OUT}}} \right) + \tan^{-1} \left( \frac{X_{\text{Cd}}}{R_D + \text{ESR}_D} \right) - \tan^{-1} \left( \frac{X_{\text{CIN/OUT}} + X_{\text{Cd}}}{(R_D + \text{ESR}_D)^2 + X_{\text{CIN/OUT}}^2} \right)
\] (126)

Effective capacitance:

\[
C_{\text{eff}} = \frac{1}{2 \pi \times f_{\text{damp}} \times Z_{\text{eff}} \times \sin(\varphi_{\text{eff}})}
\] (127)

Effective ESR:

\[
\text{ESR}_{\text{eff}} = Z_{\text{eff}} \times \cos(\varphi_{\text{eff}})
\] (128)

Damping factor:

\[
\delta = 0.5 \times \left( \frac{D\text{CR} + \text{ESR}_{\text{eff}}}{L_F} \right) + \sqrt{\frac{L_F}{C_{\text{eff}}}} - \frac{V_\text{in}}{I_\text{in}}
\] (129)
14 Additional Information

The following list contains references to additional information for various topics in this user's guide.

3. Keogh, Bernard; Cohen, Isaac; Flyback transformer design considerations for efficiency and EMI, Texas Instruments Power Supply Design Seminar SEM2200, 2016/2017 (see Section 6)
4. Dinwoodie, Lisa; Design Review: Isolated 50-Watt Flyback Converter Using the UCC3809 Primary Side Controller and the UC3965 Precision Reference and Error Amplifier (see Section 6)
5. Dinwoodie, Lisa; Application Report: UCC38C44 12-V Isolated Bias Supply (see Section 6)
6. Betten, John; Power Tips: Calculate an R-C snubber in seven steps (see Section 7)
7. Sheehan, R.; Diana, L.; Switch-mode power converter compensation made easy, Texas Instruments Power Supply Design Seminar SEM2200, 2016/2017 (see Section 12.2)

15 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (November 2017) to Revision B (February 2023)                                    Page
• Updated the numbering format for tables, figures, and cross-references throughout the document................1
• Replaced several figures to represent the new UI. Updated equations for Capacitor Current Sharing Calculator and Loop Calculator. Added new tools, the Load Step Calculator and Filter Designer.......................1

Changes from Revision * (November 2017) to Revision A (February 2018)                                    Page
• Changed fourth line of Equation 13........................................................................................................10
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated