User's Guide Scalable PMIC's GUI User's Guide

TEXAS INSTRUMENTS

ABSTRACT

This document covers the usage and capabilities of the Scalable PMIC's graphical user interface (GUI) tool from Texas Instruments. This GUI is intended to be used with the analog EVM Control (AEVM) to evaluate and configure the TPS6594-Q1, TPS6593-Q1, LP8764-Q1, LP8762-Q1, and LP876242-Q1 family of devices.

Table of Contents

1 Introduction	3
2 Supported Features	3
3 Revisions	4
4 Overview	5
5 Getting Started	6
6 Quick-start Page	
7 Register Map Page	22
8 NVM Configuration Page	23
9 NVM Validation Page	55
10 Watchdog Page	57
11 Additional Resources	62
12 Appendix A: Troubleshooting	62
13 Appendix B: Advanced Topics	64
14 Appendix C: Known Limitations	
15 Appendix D: Migration Topics	
16 Revision History	74

List of Figures

Figure 4-1. GUI Overview	5
-igure 5-1. GUI Composer Gallery	<mark>6</mark>
Figure 5-2. Locating the PMIC GUI in the Gallery	7
Figure 5-3. GUI Software Download Options	7
Figure 5-4. GUI Panel Within the Gallery	8
Figure 5-5. PMIC GUI Desktop Application	8
Figure 5-6. Device Home Page	9
Figure 5-7. Device Settings From Options Tab	.10
Figure 5-8. Device Interface Settings	10
Figure 5-9. SPI Multi-PMIC Chip Select	.11
Figure 5-10. Device Settings Bar	.12
Figure 6-1. Quick-start Scan Page	13
Figure 6-2. Quick-start Scan Page Results	14
Figure 6-3. Quick-start Page Highlights	.15
Figure 6-4. System Information	16
Figure 6-5. BUCK Configuration	. 17
Figure 6-6. LDO Configuration	.18
Figure 6-7. GPIO Configuration	. 19
Figure 6-8. Interrupt Mask and Status	. 20
Figure 6-9. Miscellaneous Settings	.21
Figure 7-1. Register Map	. 22
Figure 8-1. Open an Existing Configuration	.23
Figure 8-2. Starting from a blank template	24
Figure 8-3. Configuration Development Flow	.25
Figure 8-4. BUCK Static Configuration	. 26
Figure 8-5. Static Configuration, Failed Verification	.26

1

	07
Figure 8-6. Static Configuration, Passing Verification.	
Figure 8-7. Function Safety Assumptions Check	
Figure 8-8. Example of non-updated Static Configuration values	
Figure 8-9. Save Offen	
Figure 8-10. PFSM Starting Template	
Figure 8-11. PFSM Conjugation	
Figure 8-12. PFSM State Diagram Panel.	
Figure 8-13. Complete State Diagram.	
Figure 8-14. Global Settings.	
Figure 8-15. Target State set to ANY.	
Figure 8-16. Self-Terminating Transition and Trigger Association	
Figure 8-17. How to Add a Sequence	
Figure 8-18. Power Sequence Command Window.	35
Figure 8-19. WAIT Command Action	40
Figure 8-20. Empty Sub-Sequence	
Figure 8-21. Power Sequence Tools	42
Figure 8-22. Exported Sequence with Variable Conditions	42
Figure 8-23. Trigger: STANDBY to SAFE	43
Figure 8-24. Trigger: STANDBY to SAFE (continued)	44
Figure 8-25. Trigger: SAFE to SAFE_RECOVERY	45
Figure 8-26. Mapping a Sequence to a Trigger	
Figure 8-27. Completed Trigger Settings	
Figure 8-28. Trigger Priority List	47
Figure 8-29. PFSM Validation Results	48
Figure 8-30. NVM Programming	49
Figure 8-31. Skip to Programming with an existing NVM Configuration	51
Figure 8-32. Program with an Existing Configuration	<mark>52</mark>
Figure 8-33. Interface Change during Programming	<mark>53</mark>
Figure 8-34. NVM Lock Option	54
Figure 9-1. NVM Validation	55
Figure 10-1. Watchdog Page	57
Figure 10-2. Watchdog Trigger Mode	<mark>58</mark>
Figure 10-3. Invalid Trigger Watchdog Input	59
Figure 10-4. Watchdog Q&A	<mark>60</mark>
Figure 10-5. Watchdog Q&A Valid Response	<mark>60</mark>
Figure 10-6. Watchdog Q&A Invalid Response	61
Figure 12-1. Hardware Platform Error	<mark>62</mark>
Figure 12-2. PMIC Communication Error	<mark>63</mark>
Figure 13-1. Default Scripting Window	64
Figure 13-2. Scripting, Recording Register Read and Writes	64
Figure 13-3. Scripting, Running a recorded sequence	<mark>65</mark>
Figure 15-1. Error Message when Attempting to Import LP8764-Q1 PG1.0 into GUI Version 3.0.0	<mark>68</mark>
Figure 15-2. NEED TITLE ***	<mark>69</mark>
Figure 15-3. Adding PFSM_START State	70
Figure 15-4. PFSM Assembler Validation Error with Delay Timing	70
Figure 15-5. Delay Time Fix for Migration	71
Figure 15-6. PFSM Validation Results with Updated Timing Delay	71
Figure 15-7. Warnings for SAFE_RECOVERY Trigger	72
Figure 15-8. Priority List Update	72
Figure 15-9. Immediate Trigger Feature	73
Figure 15-10. PFSM Validation Results after Addressing Trigger Warnings	73

List of Tables

Table 3-1. GUI Revisions	4
Table 5-1. Chip Select Representation on AEVM	11
Table 8-1. Actions to Edit the State Machine	30
Table 8-2. Examples of Requested and Actual Delay Times	32
Table 8-3. SPMI LPM EN, FORCE EN DRV LOW, and LPM EN example assembly instructions	38
Table 14-1. GUI Limitation and Relevant Version	66
Table 14-2. GUI Limitations Description	66
·	

Trademarks

SimpleLink[™] and Launchpad[™] are trademarks of Texas Instruments.



Chrome[™] is a trademark of Google. Firefox[™] is a trademark of The Mozilla Foundation. Microsoft Windows,[®] is a registered trademark of Microsoft Corporation. Linux[®] is a registered trademark of Linus Torvalds. All trademarks are the property of their respective owners.

1 Introduction

This tool is based upon GUI Composer and requires the MSP432E401Y SimpleLink[™] Ethernet Microcontroller as the analog EVM controller (AEVM), which is integrated in the PMIC EVM and also available with the Launchpad[™], see 1 in the Section 11. The AEVM provides a USB interface to the host personal computer (PC) for receiving commands and then communicates with the PMIC using either an I²C or SPI protocol.

The GUI supports multiple devices with a single executable (and single AEVM), which eliminates the need to install multiple GUIs when working with more than one device. Multiple devices are configured in a primary/ secondary configuration and the AEVM communicates to each device over the selected shared medium: I²C or SPI.

2 Supported Features

The GUI supports the following features:

- Interface Multiple PMIC devices with a single GUI
- · Quick-start and Register views to read and write to PMIC registers after power up
- Status Indicators for Interrupts and GPIO states
- Programming and Validation of non-volatile memory (NVM)
- Watchdog configuration and evaluation
- Multiple platforms ¹: Microsoft Windows,[®] Linux[®] 32 and 64-bit, and Mac OSX
- · Web based and standalone versions available
- Links to additional collateral, support forums, and FAQ

¹ Please refer to dev.ti.com for version compatibility with GUI Composer.



3 Revisions

This section details the features added with each release of the Scalable PMIC's GUI. Section 14 also lists known issues for each version.

Release 1.0.0 is the initial pre-production release and named the Programmable Processor PMIC's GUI. This version of the tool allows for evaluation and programming but does not provide a mechanism to create NVM configurations.

Release 2.0.0 built upon the features of release 1.0.0, specifically adding the NVM Configuration, NVM Validation, and WatchDog evaluation pages.

Release 3.0.0 is the latest release and named the Scalable PMIC's GUI. This document reflects this latest version.

Revision	Release Date	Devices Supported	Feature Updates and Additions
1.0.0	December 2019	TPS6594-Q1 Revision 1.0 Silicon	 Initial Pre-Production Release Quick-start Page Register Map Page NVM Programming
2.0.0	November 2020	 TPS6594-Q1 LP8764-Q1 Revision 1.0 Silicon TPS6593-Q1 TPS6594-Q1 Revision 1.0 Silicon 	 NVM Creation and validation NVM Templates Scripting LP8764-Q1 Device Support Improved programming speed Watchdog Evaluation Page SPI and CRC enabled serial communication Automated Timing adjustements to meet desired delay times.
3.0.0	June 2022	 TPS6594-Q1 LP8764-Q1 Revision 2.0 Silicon TPS6593-Q1 LP8762-Q1 LP876242-Q1 	 NVM Creation updated to allow for more flexibility in NVM design. More feedback mechanisms to identify potential NVM issues. Multi-SPI Communication controls Chip Select for all PMICs on the SPI bus. Improved transitions between pages. Removed automated timing adjustments to meet desired delay times. Added Validation errors and instructions to manually control delay timing.

Table 3-1. GUI Revisions



4 Overview

Scalable PMICs GUI File Options Help				
Scalable PMICs GUI This GUI supports evaluation, configuration, and programming of the TPS65944, TPS6593x, and LP876x	devices.		GET STARTED	
Please choose your device	Search Device	٩	Begin evaluating a Device Quick-start	•
● TPS6594x	REGISTER MA	P	Begin an NVM Configuration NVM Configuration	•
The TPS6594Q1 is an integrated power-management device for automotive and industrial applications.	тР 56594) Ф Волотини		Validate NVM Settings	•
♥ TPS6593x	REGISTER MA	₽ →		
The TPS6593-Q1 is an integrated power-management device for automotive and industrial applications.	TP 555933	n _	RESOURCES	
♥ LP8764x-2.0	REGISTER MA	₽ →	GUI User Guide PMIC Ethicency Pand More Soc. EZE Forum Estimation Tool Power Solutions	
The LP8754x01 PO2.0 is an integrated power-management device for automotive and industrial applications.	LP8764x-	2.0	VALIDATED PROCESSOR-ATTACH SOLUTIONS	
			TI Jacino 7: J721E, PDM-0C Tesses-2:0 Tesses-2:0 Tesses-2:0 Tesses-2:0 Tesses-2:0 Tesses-2:0	

Figure 4-1. GUI Overview

The GUI provides pages to both evaluate and configure the PMIC. For evaluation, the quick start, register map, and watchdog pages provide an interface to monitor and control the PMIC via a SPI or I²C interface. Configuration of the PMIC NVM is done through the NVM Configuration page and the NVM validation page is provided to read the NVM content of the PMIC. More information on the Quick-start, Register Map, NVM Configuration, NVM Validation, and Watchdog Evaluation pages will be provided in the subsequent sections.

The GUI also provides templates and references to the user guides and data sheets to assist in the development process. It is recommended, when applicable, to use an existing template as a starting point for development. These templates not only provide a graphical representation of the PMIC operation but also generate the required NVM files to program the PMIC.

Device Selection

The Device Selection page is the first page presented when the GUI is started. From this page a specific device can be selected by selecting the Register Map within a given device window. The other pages can also be selected without regard of a particular device. From these pages it is necessary to use the Device Interface Settings window to select which device as well as the interface.

Register Map

The Register Map page is a list view of the available user registers with the ability to read and write to those registers.

Quick-start

The Quick-start page is recommended as the starting point for evaluating the device. The Quick-start page provides a graphical view for interacting with the PMIC and configuring the device registers. In addition to this abstracted view is the actual register view provided from the Register Map Page.

NVM Configuration

The NVM Configuration page provides a means to both configure and program the non-volatile memory (NVM) settings. The configuration includes both the static settings as well as the pre-configured state machine (PFSM) settings.



NVM Validation

The NVM Validation page reads out the NVM content and can be used to verify the contents of the NVM match what was programmed from the NVM Configuration page.

Watchdog Evaluation

The WatchDog Evaluation page is a unique page providing a graphical interface for both configuring and exercising the Watchdog feature on select PMICs.

5 Getting Started

Getting started involves the following steps:

- 1. Find the GUI within the Gallery.
- 2. Download the required software.
 - a. GUI Composer Runtime for running the GUI from a web browser
 - b. An offline copy of the GUI
- 3. Launch the GUI.

5.1 Finding the GUI

The PMIC GUI is based upon GUI Composer which is compatible with either Chrome[™] (version 46+) or Firefox[™] (version 38+). The Chrome[™] web browser is recommended and used throughout this document for demonstration. The GUI is found through the TI Development tools at TI DevTools page. Navigating to the Gallery from the Explore tab, highlighted in red in Figure 5-1, is one way to enter the Gallery.



Figure 5-1. GUI Composer Gallery

When in the gallery, locate the Scalable PMIC's GUI panel shown in Figure 5-2. If the panel is not visible on the main page, then use the search bar and enter the term *PMIC*.

Note

The name of the GUI has changed so panels are available for both the Programmable-Processor-PMICs-GUI and the Scalable-PMICs-GUI. The Scalable-PMICs-GUI version 3.0.0 is the latest version.

III Gallery	
	Search Q
We've found 3 result(s) for "PMIC" Image: State of the stat	Sort by Best Match • Image: Constraint of the second se

Figure 5-2. Locating the PMIC GUI in the Gallery

5.2 Downloading the Required Software

Both the standalone GUI and the GUI Composer Runtime are available from the PMIC panel. Again, the GUI Composer Runtime enables the GUI to be run through a web browser. This is a small download but still requires an internet connection to be able to run the GUI. By contrast the standalone GUI is much larger but does not require an internet connection.

The download options are found in the pop-up window, as shown in Figure 5-3, when the cursor is placed on the download icon. The upper three options are for a standalone download for the appropriate operating system, while the lower three are for the GUI Composer Runtime.

C	
	8
C	
Se	lect the platform to download
	Linux 64bits
	Mac
	Windows
Th	is software requires GUI Composer
ru	ntime v7.3.0. You can download it during
the	e installation of this software.
Al	ernatively, you can get the runtime here.
	Linux 64bits runtime
	Mac runtime
	Windows runtime

Figure 5-3. GUI Software Download Options

7



5.3 Launching the GUI

After the appropriate software has been downloaded, the GUI can be launched locally from the PC application or from the TI Cloud using the Gallery. To use the TI Cloud version of the GUI, simply click anywhere in the panel, shown in Figure 5-4, that is not associated with the download or information icons.



Figure 5-4. GUI Panel Within the Gallery

Figure 5-5 shows an example of the PC application.

All Apps Documents Web More 🔫	R
Best match for apps	
Scalable-PMICs-GUI 2.0.0	4
Apps Programmable-Processor-PMICs-GUI 1.0.0	Scalable-PMICs-GUI 2.0.0
Store PMIC - Search for apps in the Microsoft Store	 Open Run as administrator Run as different user Open file location Pin to Start Pin to Start Uninstall

Figure 5-5. PMIC GUI Desktop Application

Launching the GUI automatically loads the Device Home page, shown in Figure 5-6.



Scalable PMICs GUI File Options Help		
Scalable PMICs GUI This GUI supports evaluation, configuration, and programming of the TPS6594x, TPS6593x, and LP876.	x devices.	GET STARTED
Please choose your device	Search Device Q	Begin evaluating a Device Quick-start
S TPS6594x	REGISTER MAP \rightarrow	Begin an NVM Configuration
The TP56594-Q1 is an integrated power-management device for automotive and industrial applications.	TP 56594x	Validate NVM Settings
READ MORE →	Manazon .	I TETT TEINBAM
♥ TPS6593x	REGISTER MAP	
The TPS6593-Q1 is an integrated power-management device for automotive and industrial applications.	TD 56599-	RESOURCES
READ MORE >	th SSSA D Rollwoon	OUL User Guide Pluid Efficiency Field More Soc EZE Forum
LP8764x-2.0		
The LPB764x-Q1 PG2.0 is an integrated power-management device for automotive and industrial applications.	LP8764x-2.0	
READ MORE >	49 Returns	VALIDATED PROCESSOR-ATTACH SOLUTIONS
		Tackins 7: J721E, PSHACE PSHACE PSHACE We NYM User Guide
		Powered By GUI CL

Figure 5-6. Device Home Page

Note

The GUI will not attempt to connect to the AEVM controller unless the register map or Quick-start page is entered. The GUI will attempt to automatically detect and connect to the correct Serial Port. Once this connection is made then the GUI will attempt to connect to the default I²C address of 0x48. If the address is not acknowledged, then the GUI will provide the Device Settings window to update the interface and address. If the PMIC uses the SPI interface, then the initial attempt to connect to I²C may impact the AEVM and require rebooting the AEVM with the SPI interface selected from the GUI. Refer to the Section 12 for additional tips on resolving connection issues.

5.4 Connecting to a PMIC

The GUI and AEVM support both I²C and SPI with and without CRC. As mentioned previously, when entering the Register Map and Quick-start pages, the GUI will attempt to connect to any device with a non-CRC I²C interface at address 0x48. If an alternate address or configuration is needed, then the *Device Settings* window is provided to change the settings, as shown in Figure 5-7. This window can also be accessed in the drop-down menu below *Options*.



Sca	able PMICs GUI File Options Help												
	Mode Addr 12C CRC WD CRC X												
4	Register Map						Auto R	iead Off	<u> </u>	IEAD RECITIER	READ ALL REGISTERS	Immediate Write	v
	Q. Search Registers by name or address (0x)									Search Bitfields	Show Bas	- W	
910	Register Name	Address	Value		6		4	3			0	DEV_REV	
	* User Registers - Page 0												
0	DEV_REV	Ox01	0x00	0	0	0	0	0	0	0	0		
	NVM_CODE_1	0x02	0x00	0	0	0	0	0	0	0	0		
1 Par	NVM_CODE_2	0x03	0x00	0	0	0	0	0	0	0	0		
100	BUCK1_CTRL	0xD4	0x22	0	0		0	0	0		0		
	BUCK1_CONF	Device Settinge						0	0		0		
0	BUCK2_CTRL	Davide detailige				1		0	0		0		
	BUCK2_CONF	Configure Serial Port Settings	C				E.	0	0		٥		
	BUCK3_CTRL	Polos Para - COM15 (Terras lectros		Colore David Dav	DEDD (Danos	- Inchesen	ų.	0	0		0		
	BUCK3_CONF	Select Polt. Comits (Texas insoun	rence, inter, -	Select Baud Kai	, soon (Recon	ninenaca) +		0	0		0		
	BUCK4_CTRL	2 Choose Connected Device Ty	e 🛞 Configu	ire interface s	ettings		12	Ű	0		0		
	BUCK4_CONF					_	- 1	0	0		0		
	BUCK5_CTRL	Select Device	Select curren	t interface	12C MODE	SPI MODE		0	0		0		
	BUCKS_CONF	TPS6594x TPS6594x						0	0		0		
	BUCK1_VOUT_1	to liste server	I2C1 Addre	ss: 0x48				0	0	0	0		
	BUCKT_VOUT_2								0	0	8		
	BUCK2,YOUT_1	Device Status: Disconnected	12CT CRC E	inabled:					0	0	0		
	BUCK2_VOUT_2		12C2 CRC F	nabled D					0	0	0		
	BUCKS_VOUT_1		A CONTRACTOR OF THE OWNER						0		U		
								0	0	U.	8		
					CON	NECT TO HARDWARE		0	0	.0	0		
	BUCKLYOUT 1								0	0	u o		
					0		0	0	0	0	0		
		0,19		0	0		0	0	0	0	0		
	RICKT PS WINCOW	0/19		0	0	0	0	0	0	0	0		
	SICKS PS WINDOW	0x14			0				0	0			
	BUCKE PG WINDOW	018			0		0		0				
	BLOCK PS WINDOW			0		0			0	0	n		
	LDOT CTRL			0	0		0		0		0		
	LDO2_CTRL	Ox1E		0	0	0	0	0	0	0	0		
	LDOB_CTRL	0x1F		0	0	0	0	0	0	0	0		
0	connected to AEVM Controller, but failed to connect to device TPS6594x_2p0_internal on DUTWITHI2C @0x48 ×	0x20	0x09	0	0	0	٥	0	0	0	0		
<i>e</i> c	> * Hardware not Connected. Failed to connect.											🐺 Texas Instru	MENTS

Figure 5-7. Device Settings From Options Tab

Device Settings	;	×
(†) Configure S Select Port : C	erial Port Settings	Tts; Inc.) Select Baud Rate : 9600 (Recommended)
2 Choose Co	nnected Device Type	3 Configure interface settings
	Select Device	Select current interface 12C MODE SPI MODE
TPS8594x	TPS6594x +	I2C1 Address: 0x48 👻
Device Status		12C1 CRC Enabled:
		I2C2 CRC Enabled:
		CONNECT TO HARDWARE

Figure 5-8. Device Interface Settings

As shown in Figure 5-8, options are provided to select the device as well as the interface.

Select Device

The device selection will determine the register interpretation of data written to and read from the PMIC. Failure to select the correct device can result in erroneous data being written to the PMIC or data read from the PMIC to be misinterpreted.



l²C

The I²C1 address selection is limited to valid page 0 addresses of the PMIC. Once the I²C1 address is specified, the GUI will automatically determine the addresses for pages 1-4 as well as determine if the physical I²C2 interface for page 4 is to be used.

SPI

Similar to the I²C implementation, the GUI will automatically update the page information during communication.

The latest AEVM controller firmware will support multi-PMIC operation by providing individual chip select (CS) control. As shown in Figure 5-9, up to 6 PMICs can be cascaded in a primary/secondary configuration and communication with each device is controlled by the chip selection. Table 5-1 shows the relationship with the AEVM GPIO.

Device Settings	5						×		
1 Configure S	erial Port Settings	C							
Select Port :		Ŧ	Sele	ct Baud Rate	: 9600 (Rec	ommended) 📼		
2 Choose Co	nnected Device Typ	e 3 Cor	nfigure i	nterface set	ttings				
	Select ci	urrent int	erface	12C MODE	SF	PI MODE			
TPS6593x	TPS6593x	SPI CF	SPI CRC Enabled:						
Davice Status		Multi-f	Multi-PMIC:						
Device Status		Chip S	Chip Select: 1						
				1	_				
				2	CO	NNECT TO H	ARDWARE		
	0x11	0x00	0	2	0	0	0		
	0x12	0x00	0	3	0	0	0		
	0x13	0x00	0	4	0	0	0		
	0x14	0x00	0		0	0	0		
	0x15 0 0x16 0		0	5	0	0	0		
			0		0	0	0		
	0x17	0x00	0	6	0	0	0		
	Nv18	0200	0	0	0	n.	0		

Figure 5-9. SPI Multi-PMIC Chip Select

Table 5-1. Chip Select Representation on AEVM

Chip Select	AEVM Port
Multi-PMIC is not selected	PD2, QSSI module CS is used



 Table 5-1. Chip Select Representation on AEVM (continued)

Chip Select	AEVM Port
1	PD2, QSSI module CS is used
2	PD7
3	PC7
4	PC6
5	PC5
6	PC4

Updating the Interface

In addition to the *Option* tab at the top of the GUI, in the Quick-start, Register Map, and Watchdog pages, there is a device settings bar that shows the current interface selection. Clicking the gear icon within the bar also opens the Device Settings window. In the NVM Configuration and NVM Validation pages, the interface selection is provided within the page. Please refer to those sections for more details.

۵	Mode	Addr	I2C CRC	WD CRC
	I2C	0x48	×	×

Figure 5-10. Device Settings Bar

Note Connecting to a device is not required to access the GUI pages. Specifically, connecting to a device is not required to create an NVM configuration as described in section Section 8



6 Quick-start Page

From the initial Quick-start page in Figure 6-1, the *Detect Devices* box is provided to automatically detect all PMIC devices connected to the microcontroller's I²C or SPI² bus. The GUI will attempt to connect through I²C to the default address associated with the device. The *Hardware Connected* located at the bottom left of the GUI indicates that a device was found at that address. If no device can be found at the default address, then the device address (or configuration in the context of SPI) must be provided for at least one device connected to the GUI to use the *DETECT DEVICES* button. The interface connection can be changed by selecting the *Device Settings* from the *Options* drop-down menu at the top of the page.

Scala	ble PMICs GUI File Options Help	
*	🤣 Quick-start	
*		
949		
0		
/ ©	Configure and Monitor all your Devices Settings	
		Connect your Master device to the computer using USB Port to get started
		DETECT DEVICES
<i>B</i> C	▲ CDM89:115200 Hardware Connected	Research (2014) - Martin Andrewson (2014)

Figure 6-1. Quick-start Scan Page

² The Quick-start page does not support or display multiple devices on the same SPI bus. Each device must be selected individually. This can be done manually or with the chip select feature found in the devices settings.



6.1 Device Scan Results

Figure 6-2 shows, for this example, two PMICs are detected. One PMIC is configured as the primary, denoted with the *M* in the blue circle, and the other as the secondary. Additional information regarding the BUCK phase configuration and the I^2C *ID* of each device is indicated. The device label is an editable field and can be updated to provide a custom naming convention. By clicking the *Proceed* button, the quick-start page will advance to the interface window where select device registers can be written or read.

Scal	ble PMICs GUI File Options Help		
*	Quick-start		
* *** ©	Configure and Monitor all your Devices Settings	DETECTED DEVICES Under Vorsan VMI IB : 6478 IC ID : 0448 PHASE COMPIC: Buck1,2, Buck3, Buck3, Buck3 PHASE COMPIC: Buck1,2, Buck3, Buck3, Buck3 PHASE COMPIC: Buck1,2,3,44	RE SCAN FOR DEVICES
		PROCEED	

Figure 6-2. Quick-start Scan Page Results



6.2 Configuration and Monitoring

Within the Quick-start page there are six tabs aligned horizontally for editing and four tabs aligned vertical for monitoring and accessing advanced features. These are highlighted in Figure 6-3. These tabs in the Quick-start page are described in the following sections. It is important to note that the GUI is continuously polling the PMIC to update the Interrupts, Resource Status, and GPIO Pin status. Additionally, each update or change in value results in communication to the PMIC to update the appropriate register. The device can be reset with a power cycle to restore the register settings to the NVM values.



Figure 6-3. Quick-start Page Highlights

Note

At the top of the Quick-start page is a drop-down menu to select the device when multiple PMICs are connected. This label is defined in Figure 6-2.

Note

All register fields are direct references to the device specification. When values within a field are repeated or reserved, the GUI will not show these possible values in the drop-down menu options.



6.2.1 System Info

As shown in Figure 6-4, the system info tab is related to the VCCA input voltage and, when applicable, additional voltage monitors. Drop-down menus are provided to show the possible values for each field.

Scal	able PMICs GUI File Opt	tions Help					
÷	Quick-start Select a d	device to configure TPS65940 -	Back To Scan Devices				
*	Select on the Tab groups below to edit	and configure device settings				TOP LEVEL INTERRUPTS	
¢↓Ŷ	SYSTEM INFO	BUCK LDO	GPI0 INTERRUPT MASKS	MISCELLANEOUS	ລາ	INT_TOP 👻	
0	Block T _x T	Register T _× T	Field T _x T	Value	INTERRUPTS	INT_BUCK 👻	-
	VCCA	VCCA_VMON_CTRL	VCCA_VMON_EN	Enabled; OV and UV com; 🗸	d)	• • •	
/		VCCA_PG_WINDOW	VCCA_OV_THR	+10% 🗸	0	INT_LDO_VMON 👻	
$\overline{\mathbb{S}}$			VCCA_UV_THR	-10% 🗸	RESOURCE STATUS		- 1
			VCCA_PG_SET	3.3 V 🗸		SYSTEM INTERRUPTS	
		RAIL_SEL_3	VCCA_GRP_SEL	MCU rail group 🗸	÷++		5
					GPIO PIN		
					STATUS	••••	C
							5
					ADVANCED	BUCK INTERRUPTS	
						INT_BUCK1_2 👻	5
							<u> </u>
							5
						INT_BUCKS	5
R C	A COM74115200 Hardware December					Powered B	y GUI Composer"'
	Hardware Connected					V IEXAS II	NSTROMENTS

Figure 6-4. System Information

Note

The phase configuration cannot be changed with either the Quick-start or the Register map pages. To change the phase configuration the device NVM must be reconfigured, please see Section 8.

TEXAS INSTRUMENTS www.ti.com

6.2.2 BUCK

The phase configuration will determine which BUCKs are available for editing through the quick-start. In Figure 6-5, the BUCK2 information is not available because BUCK2 is multiphased with BUCK1. The BUCK1 is treated as the primary and BUCK2 as the secondary, with all of the properties of BUCK1 being applied to BUCK2. Please refer to device data sheet for a more detailed description of the fields and the associated operation.

Scal	able F	PMICs GUI File	Ор	tions He	lp										
ħ	0	Quick-start s	elect a (device to cor	nfigure TPS65940	Ŧ	Back To Scan Dev	ices							
4	Sele	ect on the Tab groups below	w to edit	and configure	device settings							RESOURCE STATUS			
ęΫ		SYSTEM INFO		BUCK	LDO		GPIO	INTERRUPT MASKS	MISCELLANEOUS		INTERDURTS	BUCK1_2	Disabled		
0	Block		T x T	Register	T	. T	Field	T _x T	Value		INTERROPTO	BUCK3	Disabled		
	Buck1_				BUCK1_CTRL		BUCK1_EN		Disabled; BUCK1 regulate	~	215				
/	Buck3						BUCK1_FPWM		PWM operation only.	~	U I	BUCK4	Enabled		
R	Buck4						BUCK1_FPWM_MP		Automatic phase adding	~	RESOURCE STATUS	PLICKE	Disabled		
	Buck5					BUCK1_VMON_EN		Disabled; OV and UV com	~		BOCKS	Utsabled			
							BUCK1_VSEL		BUCK1_VOUT_1	•	***	LD01	Enabled		
							BUCK1_PLDN		Enabled; Pull-down resist	•	111				
							BUCK1_RV_SEL		Enabled	~	GPIO PIN STATUS	LD02	Disabled		
							BUCK1_CONF		BUCK1_SLEW_RATE		2.5 mV/µs	~		LD03	Disabled
							BUCK1_ILIM		5.5 A	~					
					BUCK1_VOUT_1		BUCK1_VSET1		0.800 V	~		LDO4	Disabled		
					BUCK1_VOUT_2		BUCK1_VSET2		0.3 V	~	ADVANCED				
				BL	JCK1_PG_WINDOW		BUCK1_OV_THR		+4% / +40 mV	~					
							BUCK1_UV_THR		-4% / -40 mV	~					
					RAIL_SEL_1		BUCK1_GRP_SEL		SOC rail group	•					
				(i) Buck1	_2,Buck3,Buck4,Buck5	are acti	ve as Masters as per cu	rent phase configuration							
<i> e</i>) ▲ (COM74:115200 Hardware (Connecte	d.									Powered By GUI Composer		

Figure 6-5. BUCK Configuration

Note

The frequency selection register FREQ_SEL is protected and cannot be changed from the quick-start page. To change this field, similar to the phase configuration, the NVM must be updated accordingly.



6.2.3 LDO

From the LDO tab, configuration of the LDOs is available. Please refer to the device data sheet for a more detailed description of the fields and the associated operation. If a PMIC does not have LDOs, then the LDO tab will be omitted.

Scal	able PMICs GUI File Opt	tions Help				
÷	Quick-start Select a d	device to configure TPS65940 -	Back To Scan Devices			
4	Select on the Tab groups below to edit a	and configure device settings		_	TOP LEVEL INTERRUPTS	
¢ψ	SYSTEM INFO	BUCK LDO	GPI0 INTERRUPT MASKS	MISCELLANEOUS	21	INT_TOP 👻
	Block T _x T	Register T _x T	Field T _x T	Value	INTERRUPTS	
	LD01	LD01_CTRL	LD01_EN	Enabled; LDO1 regulator. 🗸	215	•••
/	LD02		LD01_PLDN	125 Ohm 🗸	0	INT_LDO_VMON 👻
(\mathbf{k})	LD03		LD01_VMON_EN	Disable OV and UV comp \checkmark	RESOURCE STATUS	•••
Ť	LD04		LD01_RV_SEL	Enabled 🗸		SYSTEM INTERRUPTS
		LD01_V0UT	LD01_VSET	1.80 V 🗸	<u>+++</u>	INT_VMON -
			LD01_BYPASS	Linear regulator mode. 🛛 🗸	GPIO PIN	••
		LD01_PG_WINDOW	LD01_0V_THR	+4% / +40 mV 🗸 🗸	STATUS	INT_STARTUP - 5
			LD01_UV_THR	-4% / -40 mV 🗸 🗸		
		RAIL_SEL_2	LD01_GRP_SEL	MCU rail group 🗸 🗸		··· 3
		LDO_RV_TIMEOUT_REG_1	LD01_RV_TIMEOUT	16ms 🗸	ADVANCED	BLICK INTERPLIPTS
						INT_BUCK3_4 👻
						•••••
						INT_BUCK5 -
R C	A COM74:115200 Hardware Connected					Perrand by GUI Compose 11. The set Internet A second



6.2.4 GPIO

The GUI provides the interface to configure the PMIC GPIOs. When the GPIO is configured as an input, the GUI provides an additional mechanism to drive the GPIO from an associated AEVM pin and view the state change through the GPIO Status vertical tab on the right side of the page.

The PMIC GPIO can be configured as input or output or be mapped to internal functions within the PMIC. For this example, the PMIC is using GPIO1 and GPIO2 for the second I²C instance. The GPIO PIN STATUS window pane can be used to confirm the function and the level of each pin when configured as GPIO. The CONFIGURE GPIO LEVEL box appears, see Figure 6-7, when the GPIO direction is set to input to initially set the AEVM output level. Please ensure that the hardware platform is configured to support the intended GPIO operation.

Note

When evaluating a multi-PMIC solution, the control of the AEVM outputs are only for the AEVM which is connected to the GUI (connected to the PC through the USB port).

The GPIO pin status, see Figure 6-7, indicates the function of the GPIO as well as the current state (high or low) of GPIO that are not configured for special functionality. The colors are gray, red, and green. In addition to the color, a text description to the right of each indicator is also provided.



Quick-start Page

Vuick-start Select a	device to configure	18505940 *		1003				
Select on the Tab groups below to edi	and configure device sett	ings					GPIO PIN STATUS	
SYSTEM INFO	BUCK	LDO	GPIO	INTERRUPT MASKS	MISCELLANEOUS	2)	GPI01	SCL_12C2/CS_SPI
Block T _× T	Register	T × T	Field	T _x T	Value	INTERRUPTS	GPI02	SDA_12C2/SD0_SPI
GPIO 1	GPI01_CO	NF	GPI01_0D		Open-drain output	• (h)		
GPIO 2			GPI01_DIR		Input	• · · ·	GPI03	GPI03
GPIO 3			GPI01_SEL		SCL_I2C2/CS_SPI	 RESOURCE STATUS 	GPI04	@ GPI04
GPI0 4			GPI01_PU_SEL		Pull-down resistor selecte	~	Griov	0
GPI0 5			GPI01_PU_PD_EN		Disabled; Pull-up/pull-dov	~ ###	GPI05	SCLK_SPMI
GPI0 7			GPI01_DEGLITCH_EN		No deglitch, only synchro		00106	@ 00.474_0014
GPIO 8	GPI0_OUT	r_1	GPI01_0UT		Low	STATUS	GPI06	SDATA_SPMI
GPIO 9							GPI07	GPI07
GPI0 10 GPI0 11							GPI08	GPI08
NPWRON and nRSTOUT						ADVANGED	GPI09	GPI09
							GPI010	GPI010
							GPI011	GPI011





6.2.5 Interrupts

From the interrupts tab the user can decide to mask or monitor various interrupt sources: State Machine, GPIOs, BUCKs, and so on.

The interrupt status, shown on the right side of Figure 6-8, can be used to monitor the interrupt events. The interrupts are grouped according to function and can be expanded to see each individual interrupt source. *TOP LEVEL INTERRUPTS* are read only and cannot be cleared. Other interrupts can be cleared at a register or bit level, as indicated by the reset symbol. An *ERROR* status with a red dot indicates that an interrupt has occurred while a *NORMAL* status with a green dot indicates that no interrupt has occurred or that the interrupt has been cleared. Typically, gray represents interrupts which are masked. If an interrupt has a *NORMAL* status with a gray dot, then this indicates that the interrupt is not applicable for the specified phase configuration. The GUI will ignore any attempt to unmask or generate an interrupt that is not applicable to the device phase configuration.

Scal	Scalable PMICs GUI File Options Help							
A	Quick-start Select a c	device to configure TPS65940 👻	Back To Scan Devices					
4	Select on the Tab groups below to edit	and configure device settings				TOP LEVEL INTERRUPTS		
ŶŶŶ	SYSTEM INFO	BUCK LDO	GPIO INTERRUPT MASKS	MISCELLANEOUS		INT_TOP 👻		
۲	Block T _x T	Register T _x T	Field T _x T	Value	INTERRUPTS	INT_BUCK 👻		
	State Machine Actions	FSM_TRIG_SEL_1	MCU_RAIL_TRIG	MCU power error 🗸 🗸		•••		
/	GPIO		SOC_RAIL_TRIG	SOC power error 🗸 🗸	0	INT_LD0_VMON 👻		
$\mathbf{\hat{v}}$	BUCK		OTHER_RAIL_TRIG	SOC power error 🗸	RESOURCE STATUS	•••		
-	LDO		SEVERE_ERR_TRIG	Immediate shutdown 🗸		SYSTEM INTERRUPTS		
	Error	FSM_TRIG_SEL_2	MODERATE_ERR_TRIG	Orderly shutdown 🗸	÷÷÷	INT_VMON 👻	5	
					GPIO PIN	••	<u> </u>	
					STATUS	INT_STARTUP	5	
						INT_MISC 👻	6	
						•••	S	
					ADVANCED	BUCK INTERRUPTS		
						INT_BUCK1_2 -	5	
							S	
						INT_BUCK5 👻	\$	
						0 0 0 0	0	
<i>E</i> / G	COM74:115200 Hardware Connected	4.				🖉 Texas	INSTRUMENT	

Figure 6-8. Interrupt Mask and Status

6.2.6 Miscellaneous Settings

The MISCELLANEOUS tab includes settings for the power good (PGOOD), spread spectrum configuration, and additional configurations of the PMIC.

Scala	able PMICs GUI File Op	tions Help							
*	Quick-start Select a c	device to configure TPS65940 👻	Back To Scan Devices						
4	Select on the Tab groups below to edit	n the Tab groups below to edit and configure device settings Read/Write Registers							
ęΫ	SYSTEM INFO	BUCK LDO	GPIO INTERRUPT MASKS	MISCELLANEOUS		2)			
	Block T _x T	Register T _x T	Field T _x T	Value		INTERRUPTS	Register Address Enter page address followed by the	<u>0x</u>	
	POWERGOOD	PGOOD_SEL_1	PGOOD_SEL_BUCK1	Voltage AND Current	•		register address		
/	Spread Spectrum		PG00D_SEL_BUCK2	Voltage AND Current	~	0	Register Value	0x	
®	Additional Configurations		PGOOD_SEL_BUCK3	Voltage AND Current	~	RESOURCE STATUS	Actual Register Value in Hex		
			PGOOD_SEL_BUCK4	Voltage AND Current	*				
		PG00D_SEL_2	PG00D_SEL_BUCK5	Voltage AND Current	*	±±±		WRITE REGISTER	
		PG00D_SEL_3	PG00D_SEL_LD01	Voltage AND Current	~			WHITE REGISTER	
			PG00D_SEL_LD02	Voltage AND Current	*	STATUS			
			PG00D_SEL_LD03	Voltage AND Current	*				
			PGOOD_SEL_LDO4	Voltage AND Current	~	=			
		PGOOD_SEL_4	PGOOD_SEL_VCCA	Masked	*	ADVANCED			
			PGOOD_SEL_TDIE_WARN	Masked	*	ADVANCED			
			PGOOD_SEL_NRSTOUT	Masked	*				
			PGOOD_SEL_NRSTOUT_SOC	Masked	*				
			PGOOD_POL	PGOOD signal is high whe	*				
			PGOOD_WINDOW	Both undervoltage and ov	*				
<i>8</i> G	COM74:115200 Hardware Connected	d.						Powered By GUI Composer " Powered By GUI Composer " TEXAS INSTRUMENTS	

Figure 6-9. Miscellaneous Settings

6.2.7 Advanced

The Advanced tab provides direct write and read access to and from the registers. The access format is 0xabc, where *a* is the page number and *bc* is the register address. Refer to the device data sheet for the page number and register address for a given device register.



7 Register Map Page

The Register Map page lists the different registers available for configuration. Unlike the Quick-start page, there is no device label to select if multiple PMICs are present. In the case of I²C, the device address is selected in the *Device Settings* below the *Options* tab at the top of the GUI. In the case of SPI, the HW connection to the chip select pin will determine which PMIC the GUI communicates with and whose contents are displayed in the Register Map page.

The Register Map page is intended for direct read and writes to the PMIC registers. The read can be done individually or all at once. Similarly, writing to registers can also be all at once or individually. In the *Immediate Write* mode (option located at the top right of the page), only individual registers are written to immediately with each change in the Field View, change in bits, or change in hexadecimal value. In *Deferred Write* mode, the writing of a single register or all registers is deferred until the **WRITE REGISTER** or **WRITE ALL REGISTERS** button is selected.

Scal	able PMI	ICs GU	I 1	File O	ptions	Help												
÷	٥	Mode I2C	Addr 0x48	I2C CRC ×	WD CRC ×													
4	Reg	gister	Мар			Auto Read	Off		~	READ REGISTER READ ALL REGISTERS						WRITE REGISTER WRITE ALL REGISTERS		
	Q Search R	egisters b	y name or	r address (Ox)					Sea	arch B	itfields	\checkmark	Sho	w Bits			
φIJφ		Registe	r Name			Address	Value			Bits A								
171								7	6	5	4	3	2	1	0	DEV_REV		
	VUser Regi	isters - Pa /	ge 0		0	0×01	0×08	0	0	0	0	1	0	0	0	User Registers - Page 0 / DEV_REV / SILICON_VERSION[2:0]		
	NVM CO	DE 1			v	0x02	0x50	1	1	1	1	0	0	0	0	SILICON_VERSION 6000		
	NVM CO	DE 2				0x03	0x07	0	0	0	0	0	1	1	1			
	BUCK1 C	TRL				0x04	0x42	1	0	1	0	0	0	1	0	User Registers - Page 0 / DEV_REV / DEVICE_ID[5:3]		
	BUCK1_C	ONF				0x05	0x2C	0	0	1	0	1	1	0	0	DEVICE_ID 6001		
$\mathbf{\overline{b}}$	BUCK2_C	TRL				0x06	0xA2	1	0	1	0	0	0	1	0			
-	BUCK2_C	ONF				0x07	0x2F	0	0	1	0	1	1	1	1			
	BUCK3_C	TRL				0x08	0xA2	1	0	1	0	0	0	1	0			
	BUCK3_C	ONF				0x09	0x2C	0	0	1	0	1	1	0	0			
	BUCK4_C	TRL				0x0A	0xA3	1	0	1	0	0	0	1	1			
	BUCK4_C	ONF				0x0B	0x2C	0	0	1	0	1	1	0	0			
	BUCK5_C	TRL				0x0C	0xA2	1	0	1	0	0	0	1	0			
	BUCK5_C	ONF				0x0D	0x1B	0	0	0	1	1	0	1	1			
	BUCK1_V	/OUT_1				0x0E	0x37	0	0	1	1	0	1	1	1			
	BUCK1_V	/OUT_2				0x0F	0x00	0	0	0	0	0	0	0	0			
	BUCK2_V	/OUT_1				0x10	0x37	0	0	1	1	0	1	1	1			
	BUCK2_V	/OUT_2				0x11	0x00	0	0	0	0	0	0	0	0			
	BUCK3_V	/OUT_1				0x12	0x41	0	1	0	0	0	0	0	1			
	BUCK3_V	/OUT_2				0x13	0x00	0	0	0	0	0	0	0	0			
	BUCK4_V	/OUT_1				0x14	0x73	0	1	1	1	0	0	1	1			
	BUCK4_V	/OUT_2				0x15	0x00	0	0	0	0	0	0	0	0			
	BUCK5_V	/OUT_1				0x16	0xB2	1	0	1	1	0	0	1	0			
	BUCK5_V	/OUT_2				0x17	0x00	0	0	0	0	0	0	0	0 🗸			
<i>E</i> G	о 🔺 сомт	74:115200	Hardwa	are Connect	ed.											United Brook Composer		

Figure 7-1. Register Map

Note

Although visible from the Register Map Page, not all registers can be edited from this page. Specifically, the interface configuration cannot be changed, and similar with the Quick-start page the Buck frequencies cannot be changed. No error is reported, however, with each write is an associated read. The read will update the display so that writes to protected fields will accurately reflect that the write was unsuccessful.



8 NVM Configuration Page

The NVM configuration page is the main feature of the GUI and highlights the configurability of the PMIC. The configuration is comprised of the static and dynamic (PFSM) settings which are customizable for a broad range of applications. The NVM configuration page also provides the interface to download the configuration into the NVM of a target device. The download can be done after completion of creating a custom configuration, or this can be done with an existing NVM configuration.

8.1 Creating a Custom Configuration

The NVM Configuration page does not require hardware to develop an NVM configuration. Connection with an actual device is needed only when attempting to upload to a target device.

There are three mechanisms available to start development. The first is to use the *Open Configuration* feature, below the File tab at the top of the screen, to open a configuration previously saved with the *Save Configuration* feature below the same File tab. Second, standard configurations are also provided as templates and can be selected below the *Select a template to start with*. Figure 8-1 shows the initial Select view with the upload and template mechanisms selected.

Scale	able PMICs GUI	File Options Help							
A	NVM Configura	Open Configuration			SELECT	STATIC C	ONFIGURATION	- PFSM	- PROGRAM
4	Select a template to start with	Save Configurations -	ICES	 					
949	_ Generic_LP8764								
0	TI Jacinto 7: DRA821								
1	devices you would like to configure for NVM								
•	TP36594x-1.0								
	TPS6594x-1.0								
	TP36554x								
	TPRASMAN	L		 					
				Duplicate (o	r) No device alias fo	ound!	Skip to Programming	CONFIG	JRE
_ ∈) 🔺 COM74:115200 Hard	ware Connected.						🔱 Texas	INSTRUMENTS

Figure 8-1. Open an Existing Configuration

Finally, device icons are provided on the left-hand-side which can be selected to create a single or multi-PMIC application, as shown in Figure 8-2. As devices are added the Device Name can be edited and the primary/ secondary selection can be made. The GUI requires unique device names and only one primary.



Figure 8-2. Starting from a blank template

Once the configuration is uploaded or the devices for the application selected, the development flow will move through the Static Configuration and PFSM perspectives and then finally to the Program perspective as highlighted in Figure 8-3. Section Section 8.2.1 will describe how to program an existing NVM Configuration using the *Skip to Programming* option found at the bottom of Figure 8-3.



Figure 8-3. Configuration Development Flow

Note

It is not recommended to change or edit the selected devices of an existing configuration, with the exception of the device name. Doing so can break dependencies found in the PFSM. If during development it is discovered that the number or type of devices was defined in error, then a new configuration, restarted from a blank or existing template, is required.

8.1.1 Static Configuration

The Static Configuration perspective provides a similar interface as to what is found in the Quick-start page. The recommended flow is to start with the System Info tab on the far left, updating each block within the System Info tab and then proceeding to the next configuration tab. In a multi-device system, simply select the device to be configured from the Select a device to configure drop-down menu at the top left of the page.

Within each block are a list of registers and fields which directly match the device register and field names. It is recommended to use the data sheet specification to understand and properly set the field values for a given application. Within the BUCK blocks there is an additional graphical selection tool, see Figure 8-4, to abstract the register settings into the use cases also described in the device data sheet. The graphical selection tool will appear in the far right column of the display, providing the Configuration Use case name as well as the recommended inductor value.



NVM Configuration Page

Scala	able PMICs GUI 📔 F	ile Options	Help											
*	NVM Configuration				SELECT	- STATIC CONFIGURATION PFSM PROGRAM								
+	Static Configuration	Select a device to co	onfigure DEVICE0 👻 📋											
916	SYSTEM INFO	BUCK	LDO GPIO	INTERFACE INTERRUPT MASKS MI	CELLANEOUS									
	Block	$\overline{\tau}_{\rm x} \overline{\tau}$	Register T _× T	Field T _x 1	Value	How do you like to setup Buck1?								
0	Buck1	Ū	BUCK1_CTRL	BUCK1_FPWM	PFM and PWM operation (AUTO moc 🗸	✓ Is this rail used for VTT?								
1	Buck2	6		BUCK1_FPWM_MP	Automatic phase adding and sheddir $$	Yes No								
	Buck3	6		BUCK1_VSEL	BUCK1_VOUT_1	What is this rail's switching frequency?								
۲	Buck4	G		BUCK1_RV_SEL	Disabled V	4.4MHz 2.2MHz								
	Buck5	Ū	BUCK1_CONF	BUCK1_SLEW_RATE	10 mV/µs 🗸	Deep the reli wort to be entimized for multiphese configuration?								
				BUCK1_JLIM	4.5 A 🗸	Ves No								
			BUCK1_VOUT_1	BUCK1_VSET1	0.3 V 🗸									
			BUCK1_VOUT_2	BUCK1_VSET2	0.3 V ~	What is the output of this rail?								
			BUCK1_PG_WINDOW	BUCK1_OV_THR	+3%/+30mV ~	1.8V Or Less Greater Than 1.8V								
										BUCK1_UV_THR	-3% / -30mV 🗸	What is the output capacitance on this rail?		
			RAIL_SEL_1	BUCK1_GRP_SEL	No group assigned	Greater Than 100 UF Less Than 100 UF								
														Selected Configuration 4.4MHz Multiphase Configuration
						Recommended Inductor Value								
						Please validate Static Configuration to proceed Validate Configuration DEFINE PFSM Prevent for Static Configuration								
<i>8</i> es	A COM74:115200 Hardwa	re Connected.				👋 Texas Instruments								

Figure 8-4. BUCK Static Configuration

Note Only one device is visible at a time. Be sure that all devices in the application are defined.

Within the Static Configuration perspective, the GUI is monitoring the validity of the configuration. Specifically, for multi-device solutions the GUI is making sure that both the power (VCCA and nPWRON) and interface selections match. By clicking on the *Validation Failed* text at the bottom of the perspective a pop-up window, as shown in Figure 8-5, will describe all of the issues which are invalid and preventing the next stage of the development.

Scal	able PMICs GUI File Options	Help			
A	NVM Configuration				STATIC CONFIGURATION PESM PROBRAM
+	Static Configuration Select a device to c				
414	SYSTEM INFO BUCK				
300	Block T _x T		$\overline{\gamma}_{x}$ \overline{v} Field	T _N T Value	
0		BUCK1_CTRL		PFM and PWM operation (AUTO r	noc 🛩 Is this rail used for VTT?
1	Buck2		Validation Result		× No
	Buck3		Serial Data Interface Match		's switching frequency?
(c)	Buck4		DEVICE0	Serial data interface matches!	2.2MHz
	BackS	BUCK1_CONF.	DEVICE1	Serial data interface matches!	ant to be optimized for multiphase configuration?
		BUCK1 VOUT 1	DEVICE2	Serial data interface matches!	
		BUCK1_VOUT_2	I2C1/I2C2 Configurations Validation		aut of this rail?
		BUCK1_PG_WINDC	DEVICE0	12C Address conflicts with other device(s) - DEVICE1, DEVICE2	S Greater Than 1.8V
			DEVICE1	I2C Address conflicts with other device(s) - DEVICE0, DEVICE2	8 put capacitance on this rail?
		RAIL_SEL_1	DEVICE2	I2C Address conflicts with other device(s) - DEVICE0, DEVICE1	O Less Than 100uf
			VCCA Configurations Match		<u>∧</u>
			DEVICE0	VCCA Configuration matches!	elected Configuration AMHz Multiphise Configuration
					Recommended Inductor Value 220HF
					Crundhical Safety Addantitions not man Usidation Failed Validation Failed Valence Configuration DEFINE PESM
<i>∎</i> с	COM74:115200 Hardware Connected.				🍓 Texas Instrument

Figure 8-5. Static Configuration, Failed Verification

In this example, all three devices have the same I²C address(es). After updating each device to a unique address, the GUI now shows Validation Success and the Define PFSM button is now active.



Scal	able PMICs GUI File Options	Help						
A	NVM Configuration					STATIC CONFIGURATI	ION PESM	
+	Static Configuration Select a device to c							
949			INTERFACE					
	Block T _× T		T x T	Field T _x T				
0		SERIAL_IF_CONFIC				*		
1			Validation Resu	1		×		
$\overline{\mathbf{w}}$		1201 ID 850	Serial Data Inf	erface Match		<u>^</u>		
Ŭ		I2C2 ID REG	DEVICE0	Serial data interface man	tones	× 1		
			DEVICE1	Serial data interface mat	tches!			
			DEVICE2	Serial data interface mat	tches!	♥		
			12C1/12C2 Co	ingurations Validation		^		
			DEVICE0	Valid I2C1/I2C2 Address	ises!	•		
			DEVICE1	Valid I2C1/I2C2 Addres	sses!	•		
			DEVICE2	Valid I2C1/I2C2 Addres	sses!	•		
			VCCA Configu	rations Match		^		
			DEVICE0	VCCA Configuration mat	tchest	•		
							Validation Success	DEFINE PFSM
<i>🛛</i> G	COM74:115200 Hardware Connected.							🖏 Texas Instruments

Figure 8-6. Static Configuration, Passing Verification

In addition to the check of the static settings, in devices which support functional safety, there is an additional check of the safety related features. By clicking on the *Functional Safety Assumptions not met* text, a pop-up window, as shown in Figure 8-7, displays. The window lists the parameters related to the device's functional safety assumptions. Refer to the device's functional safety manual and the application's functional safety goals, to confirm that the selected settings meet their functional safety target.

Scal	able PMICs GUI File	Options Hi	etp									
A	NVM Configuration								STATIC CONFIGURATION	ON		
4	Static Configuration			_ 0								
616				INTERFACE								
181	Block	T _x T		$T_{\rm c} (T)$		T _s T	Value					
0			SERIAL_IF_CONFIC					×				
1.				Functional Safe	ety Warnings				×			
				DEVICEO					^			
			I2C1_ID_REG	VCCA				Wan	ing -			
			I2C2_ID_REG	VCCA_VMON_	EN	VCCA_VMON_EN selection may	not meet safety assumption		0			
				Buck				Wan	ing .			
				BUCK1_RV_SE	L	BUCK1_RV_SEL selection may n	ot meet safety assumption		•			
				BUCK2_RV_SE	L,	BUCK2_RV_SEL selection may n	ot meet safety assumption		0			
				BUCK3_RV_SE	L	BUCK3_RV_SEL selection may n	ot meet safety assumption		0			
				BUCK4_RV_SE	L,	BUCK4_RV_SEL selection may n	ot meet safety assumption		0			
				BUCK5_RV_SE	L	BUCK5_RV_SEL selection may n	ot meet safety assumption		•			
				LDO					mg l			
				LDO1_RV_SEL		LDO1_RV_SEL selection may no	t meet safety assumption		0			
				LDO2_RV_SEL		LDO2_RV_SEL selection may no			•			
										Validation Success	Validate Configuration	DEFINE PFSM
<i>e</i>	D A COM74:115200 Hardware	Connected.	_									🜵 Texas Instruments

Figure 8-7. Function Safety Assumptions Check

When transitioning to the PFSM perspective from the static settings if any values were not updated, then a warning message will appear. Values that are not updated will appear with a yellow highlight around the value. In this example, only the I²C addresses have been updated. Texas Instruments recommends reviewing and confirming all settings that are highlighted as unchanged.

Scala	ble PMICs GUI File	Options	Help											
^	NVM Configuration								SELECT		STATIC CONFIGURATION		PFSM	PROGRAM
+	Static Configuration	Select a device to c	onfigure DEVICE2	2 *	Ō									
616	SYSTEM INFO	BUCK	GF	PIO	INTERFACE	INTERRUPT MASKS	MISCELLANEOUS							
IVI	Block	$\overline{\tau}_{\! \rm X} \overline{\tau}$	Register		T × T	Field		$\overline{\mathbf{Y}}_{\!\times}\overline{\mathbf{Y}}$	Value					
0	Serial Interface	Ū	s	SERIAL_IF_CONFIG		I2C_SPI_SEL			12C	~				
						I2C1_SPI_CRC_EN		0	CRC disabled	~				
						I2C2_CRC_EN		0	CRC disabled	~				
۲				I2C1_ID_REG		12C1_ID			0x50	~				
				I2C2_ID_REG		12C2_ID			0x14	*				
										O Function	al Safety Assumptions not met 🛛 📀	Validation Success	Validate Configuration	DEFINE PFSM
<i>8</i> e	COM74:115200 Hardware	Connected.												Powered By Bill Composer W Texas Instruments

Figure 8-8. Example of non-updated Static Configuration Values

Note

The GUI does not provide an auto-save feature. Save often using the Save Configurations below the File tab shown in Figure 8-9.



Figure 8-9. Save Often

8.1.2 Pre-Configurable Mission States (PFSM)

While the static configuration was done on a per device basis, the perspective of the PFSM is that of all devices working together. Individual commands are created for each device, but they are grouped in the context of states and transitions of the system solution.

When entering the *PFSM* perspective and no template was chosen from the *SELECT* perspective, a starter template is presented to aid in the development of the PFSM. Figure 8-10 shows the template.





Figure 8-10. PFSM Starting Template

ole PMICs GUI Sca đ SELECT ŧ (III) NVM Configuration STATIC CONFIGURATION PFSM PROGRAM XQQ 4 \odot PFSM Step Delay \mathcal{O} රි GLOBAL SETTING 25.6 µs ήψ PFSM_START WAIT4ENABLE ٢ 4 PFSM_START Instructions PFSM_START 4 POWER SEQUENCE 1 රි • STANDBY **x** TRIGGER SETTINGS ςΞ TRIGGER PRIORITY LIST States ACTIVE 🖋 🗙 ≡,∕ STANDBY 🖋 🗙 රි PFSM VALIDATION 1 -> HIGH WAIT4ENABLE 🖋 🗙 AFE_RECOVER TO_SAFE PFSM_START J° × TO SAFE J° × -1 Please validate PFSM settin (How to edit a Template G Change the template SAFE_RECOVERY J° × EXPORT GENERATE PROGRAM 🗐 ср 🔺 🜵 Texas Instruments

Once the template is selected, then the GUI transitions into the PFSM perspective.

Figure 8-11. PFSM Configuration

The PFSM perspective provides a work space on the left-hand-side to draw the PFSM. How to add and remove states and transitions is described in Table 8-1 as well as within the *How to edit a Template* pop-up window, located in the bottom left corner.



Table 8-1. Actions to Edit the State Machine

Action	Interface
Create a new state	Shift+left mouse click
Create a transition	Shift+left mouse click+drag from within the source state to the destination state
Create a loop	Left mouse click on the loop icon within the state
Move a state	Left mouse click within the state and drag
Delete	Left mouse click on the state, transition, or loop and then press the backspace(delete)
Zoom	Place mouse within the drawing space and scroll
Pan	Left mouse click + drag from any blank space within the work space

Note

The GUI does not provide an auto-save feature. Save often using the *Save Configurations* below the File tab shown in Figure 8-9.

Developing the PFSM can be an iterative and non-linear process. The linear process listed here is only intended to show functionality and a basic work flow. It is possible to return to earlier steps (steps 1-5) at any time and make changes.

- 1. Create a state diagram
 - a. Adding States
 - b. Adding Transitions (Triggers)
- 2. Global Settings
- 3. Power Sequences
- 4. Trigger Settings
- 5. Trigger Priority List
- 6. PFSM Validation

8.1.2.1 Creating a State Diagram

The state diagram which is developed in the PFSM panel includes the user defined mission states and three hardware states, **SAFE_RECOVERY**, **LP_STANDBY**, and **RUNTIME_BIST**. The user defined mission state **PFSM_START** is required to bridge between the hardware states and the missions states. The **TO_SAFE** state is required as the transition between mission states and the hardware state **SAFE_RECOVERY**. As shown in Figure 8-12, the panel focuses on the mission states and the **SAFE_RECOVERY**, **LP_STANDBY**, and **RUNTIME_BIST** hardware states which can be accessed from the mission state via the PFSM.

WARNING

PFSM_START, TO_SAFE, and SAFE_RECOVERY states are required.





Figure 8-12. PFSM State Diagram Panel

Figure 8-13 shows the complete state machine with the additional transitions associated between the hardware and mission states. The complete state machine can be viewed by selecting the export icon (next to GENERATE PROGRAM) in the lower right corner. Please refer to the device specification for a more detailed description of the states and the transitions.



Figure 8-13. Complete State Diagram

8.1.2.2 Global Settings

As states are added they will appear in the *GLOBAL SETTINGS* panel, as shown in Figure 8-14. The names of the states are configurable but the type of state is limited to either a user definition or a Hardware State. Hardware states are already defined within the finite state machine within the PMIC and by definition there is no power sequence associated with transitions to hardware states, with the exception of LP_STANDBY, and no transitions can be defined from Hardware states.

	DECM Step Delay			
010841	From orep being			
ETTINGS	25.6 µs	Ŧ		
4				
7	PFSM_START Instruction	s		
POWER				
LOUINCE	PFSM_START			4
24				
TRIGGER	Edit State			
SETTINGS				
	State Type	_	State Name	
	Gaerbenneu	-	AGINE	
¢≣				
TRIGGER				UPDATE
_	States			
=,	States			
■. PFSM	States			∦ ×
PFSM ALIDATION	States			∳ ×
PFSM ALIDATION	States ACTIVE STANDBY			• ×
PFSM ALIDATION	States ACTIVE STANDBY			 <i>x</i> <i>x</i> <i>x</i>
PFSM ALIDATION	States ACTIVE STANDBY			8 × 8 ×
PFSM ALIDATION	States ACTIVE STANDBY WAIT4ENABLE			8 × 8 × 8 ×
PFSM ALIDATION	States ACTIVE STANDBY WAIT4ENABLE			8 × 8 × 8 ×
PESM ALIDATION	States ACTIVE STANDBY WAIT4ENABLE PFSM_START			8 × 8 × 8 ×

Figure 8-14. Global Settings

The PFSM will always start from the PFSM_START state. This state includes all of the TRIG_SET definitions as well as the initial TRIG_MASK. By default the TRIG_MASK found in the PFSM_START is defined by the arrows leaving the PFSM_START state in the GUI. No arrows can be defined to the PFSM_START state. From the *GLOBAL SETTINGS* the user can edit the TRIG_MASK in the PFSM_START state and also add instructions which will be appended to the PFSM_START sequence after the last TRIG_SET instruction.

The *PFSM Step Delay* setting is also part of the *GLOBAL SETTINGS*. The PFSM Step Delay setting will determine which time interval the GUI will use to attempt to meet the required delays found throughout the power sequences. The actual delays are a function of the desired delay, instruction being used, as well as the PFSM Step Delay. Instruction delays are limited to either 6 or 8-bit multiples of the step delay. In the event that the GUI cannot reach the desired delay time with the existing step delay, or if the step size is actually larger than the desired delay, then the GUI will generate an error during the PFSM validation. Table 8-2 is provided to exemplify the actual delay versus requested delay times as a function of the PFSM Step Delay.

Note

Choosing a PFSM Step Delay which is a common factor of the majority of the delays needed in power sequencing will optimize the memory usage in the device.

PFSM Step Delay (us)	Delay Requested(us)	Delay Instruction	Actual Delay ³ (us)
25.6	2500	DELAY_IMM (8-bit)	2483.2
		REG_WRITE_VCTRL_IMM(6-bit)	2457.6
204.8	40000	DELAY_IMM (8-bit)	39936
		REG_WRITE_VCTRL_IMM(6-bit)	39321
409.6	300000	DELAY_IMM (8-bit)	299827
		REG_WRITE_VCTRL_IMM(6-bit)	294912

Table 8-2. Examples of Requested and Actual Delay Times

8.1.2.3 Power Sequence

Power sequences are dependent upon the target state definition, and therefore it is required to define the state in the global settings before creating a power sequence. Most sequences apply to the transition to a specific state. Some sequences can be made target state agnostic, so that the same sequence can be reused in multiple states. These sequences require that the target state selected be 'ANY' and mapped only to transitions which are self terminating as shown in Figure 8-15 and Figure 8-16.

3





Figure 8-15. Target State set to ANY





Figure 8-16. Self-Terminating Transition and Trigger Association

In addition to the target state, there are options to select the sequence type. The sequence types *Power Up*, *Power Down*, and *Reset* come pre-populated with ACTIVATE and or DEACTIVATE commands based upon the sequence type. The *Power Down* and *Reset* types are not recommended for use in multi-PMIC applications. Please see the DEACTIVATE descirption, 16, for a discussion on how to properly power down multiple PMICs. All sequence types have the TRIG_MASK pre-populated. These commands are described in Section 8.1.2.3.1.

The *To Safe* sequence type is a new means to identify which sequences lead to the SAFE_RECOVERY state. Functionally this selection has no impact, but it does alert the PFSM validation routine to inspect the sequence for required instructions before entering SAFE_RECOVERY.

Once a new sequence has been created, then the sequence name is added to the list of sequences (see Figure 8-17), and the sequence can be edited (lightning bolt), updated (pencil), or deleted ('X'). The update simply allows the name of the sequence to be updated as well as the target state. Using the edit icon will open a new window as shown in Figure 8-18.



CO GLOBAL SETTINGS	ADD SEQUENCE Securics lains Tage Size Ex sign/active Select state ~
POWER SEQUENCE	Sequence Type Power Up Power Down Reset To Safe Comments CANCEL ADD
TRIGGER SETTINGS	SEQUENCES
CE TRIGGER PRIORITY LIST	
PFSM VALIDATION	
EXPORT	
	🙀 Texas Instruments



\otimes	SEQUENC standby	E NAME: 2active	TARGET STATE: ACTIVE			
		ADD ACTION				
		Device	Ŧ	Resource/Commands	Ŧ	
				100		
				ADD		
Power Seq	uence Comm	ands			0-11.0	X 🗋 🗂 🕻
DEVICE0		ACTIVATE			Rall Connec	2 🕜 🕐 🧵
DEVICE1		ACTIVATE				/ O O 📋
DEVICE2		ACTIVATE				🖍 🔾 😋 🧵
DEVICE0		TRIG_MASK				200 🔋
DEVICE1		TRIG_MASK				🖍 🖸 🔮 🧵
DEVICE2		TRIG_MASK				100
						Powered By GUI Composer**

Figure 8-18. Power Sequence Command Window

From this window, commands for each PMIC can be added and the timing relationship between each command is represented. Arrows are provided to move commands within the sequence.

Note

Delays in the *ADD ACTION* or *UPDATE ACTION* windows are relative to the previous action. Delays shown in the Power Sequence Commands list are relative to the start of the sequence.



NVM Configuration Page

There is a distinction between commands which have Rail Connections and commands which do not. The commands with Rail Connections are typically representative of physical outputs from the device and voltage monitors. The Rail Connections are what will appear in the power sequence diagram as described in section Section 8.1.2.3.3. The names of the Rail Connections are editable and can be updated to more meaningful names related to the application.

Initially, the trigger masks for each device are provided. As additional commands are added, they will always be placed above the trigger masks. The trigger masks can be moved in the sequence order, but typically these are the last commands in the sequence. The trigger mask at the end of the power sequence is automatically generated based upon the available triggers of the destination state. This mask can be edited to mask triggers from triggering a power sequence and a state change. Before editing the mask. it is recommended to define the triggers as described in the Section 8.1.2.4.

8.1.2.3.1 Power Sequence Resources and Commands

This section lists the different commands and resources available. The description is provided with reference to the PMIC instruction set which is described in the device data sheet.

Resources and Commands

Not all commands are available on all devices. Refer to the device data sheet.

1. BUCKx

The BUCK resource is an abstraction of the assembly instructions REG_WRITE_VCTRL_IMM and REG_WRITE_VOUT_IMM. Selecting either the VCTRL or the VOUT tab in the update action window will determine which instruction is applied. Within each tab are the various parameters of each instruction.

BUCKx commands are available for each available BUCK. If BUCKs are multi-phased then the grouping is reflected in the resource name, for example BUCK1_2_3_4, but only the primary BUCK information is shown in the parameter window. In the resulting program, the primary buck will be the only one reflected in the instruction.

2. BUCKx Monitor

The BUCK monitors are a special subset of the REG_WRITE_VCTRL_IMM and REG_WRITE_VOUT_IMM instructions. The parameters which are not used for this resource are not selectable. The VIN tab is the same but represents the monitor voltage setting.

3. VMONx

Similar to the BUCKx Monitor, the VMONx is a dedicated voltage monitor found on the LP876x-Q1 family of devices. This resource is only available when the GPIO function is configured to the VMONx function. The VMONx is an abstracted REG_WRITE_MASK_IMM to register address 0×2B (VCCA_VMON_CTRL).

4. LDOx

Similar to the BUCK and BUCK Monitor Resources, this is an abstraction of the assembly instructions REG_WRITE_VCTRL_IMM and REG_WRITE_VOUT_IMM. Selecting either the VCTRL or the VOUT tab in the update action window will determine which instruction is applied. Within each tab are the parameters of each instruction.

5. nRSTOUT

The nRSTOUT command writes or clears the nRSTOUT bit found in the MISC_CTRL register. The command is an abstraction of the REG_WRITE_MASK_IMM assembly instruction to the address 0x81, register MISC_CTRL. The data and mask are determined by the selection of unchanged, high, or low. The use of the *unchanged* selection has no impact and only serves as a delay of one instruction cycle.

6. nRSTOUT_SOC

The nRSTOUT_SOC command writes or clears the nRSTOUT_SOC bit found in the MISC_CTRL register. The command is an abstraction of the REG_WRITE_MASK_IMM assembly instruction to the address 0x81, register MISC_CTRL. The data and mask are determined by the selection of unchanged, high, or low. The use of the *unchanged* selection has no impact and only serves as a delay of one instruction cycle.


Note

Both nRSTOUT and nRSTOUT_SOC are found in the MISC_CTRL register. Instead of using two separate commands; nRSTOUT and nRSTOUT_SOC, a single REG_WRITE_MASK_IMM command can be used more efficiently to set and clear both bits.

7. WAIT

The wait command provides a conditional branch in the instruction set, similar to an *if* or *while* statement. When the timeout is provided, the wait condition is effectively an *if statement* continuing to the next instruction if the condition is true and jumping to the destination if the condition is false. If the timeout is non-zero, then the PMIC will wait until the condition is true and then execute the next instruction or until the timeout is reached and then jump to the destination. The destination must always be after the wait command because the skip count of the wait instruction is always positive. In version 3.0.0, the timeout value must be achievable with the current PFSM_DELAY_STEP. If the timeout is not achievable the GUI will return an error in the PFSM Validation. Use the PFSM_DELAY_STEP command to update the PFSM_DELAY_STEP.

Note

Using a timeout is not recommended with multiple devices as the other devices have no information of how long the wait took if the condition was met before the timeout.

8. JUMP

The jump command is special implementation of a wait command which has a timeout of *0* and a condition which is always false. The destination must be after the jump command.

9. RESET_BUCKs

The RESET_BUCKs command is a direct write to the BUCK_RESET_REG register at address 0×87. In this command the resets are per BUCK and each BUCK must be configured even when the BUCKs are multi-phased. The RESET_BUCKs command is translated into a REG_WRITE_MASK_IMM command to address 0×87 to either clear or set bits 0 through 4, representing BUCKS 1-5.

CAUTION

The RESET_BUCK command will stop the BUCK switching. This command should only be used in power down sequences.

10. GO_TO_LP_STANDBY

The GO_TO_LP_STANDBY command is a direct write of *1* to the LDOINT disable bit found in the LDOINT_CTRL register, address 0×21. LDOINT is a self-clearing bit. The GO_TO_LP_STANDBY command is a translated into a REG_WRITE_MASK_IMM command to address 0×21, with a data value of 0×01 and a mask of 0xFE.

11. SET_WD_LONGWINDOW

The SET_WD_LONGWINDOW command is a direct write to the WD_LONGWIN field found in the WD_LONGWIN_CFG register, address 0×405. This field is for programming the duration of the Watchdog Long Window. The SET_WD_LONGWINDOW command is a translated into a REG_WRITE_MASK_IMM command to address 0×405, with a data value range from 0×00 to 0×FF, and a mask of 0×00. A value of 0×00 is approximately 100,ms while a value of 0×FF is approximately 12 minutes.

12. GO_TO_LONGWIN

The GO_TO_LONGWIN command is a direct write of *1* to the WD_RETURN_LONGWIN bit found in the WD_MODE_REG register, address 0×406. This command will cause the watchdog to return to the Long-Window after completion of the current watchdog-sequence. The GO_TO_LONGWIN command is a translated into a REG_WRITE_MASK_IMM command to address 0x406, with a data value of 0×01 and a mask of 0xFE.

13. FIRST_STARTUP_DONE

The FIRST_STARTUP_DONE command is a direct write of *1* to the FIRST_STARTUP_DONE bit found in the RTC_CTRL_2 register, address 0×C3. The FIRST_STARTUP_DONE command is a translated into a REG_WRITE_MASK_IMM command to address 0×C3, with a data value of 0×80 and a mask of 0×7F.

14. INCREASE_RECOVERY_COUNT



The INCREASE_RECOVERY_COUNT command is a direct write of *1* to the INCREASE_RECOVERY_COUNT bit found in the RECOV_CNT_PFSM_INCR, address 0×A5. This bit is self-clearing, so each command increments the recovery counter. The INCREASE_RECOVERY_COUNT command is a translated into a REG_WRITE_MASK_IMM instruction to address 0×A5, with a data value of 0×01 and a mask of 0×FE.

15. ACTIVATE

The ACTIVATE command is a composite of several commands associated with a power up sequence. These commands include the following:

- a. REG_WRITE_MASK_IMM to ENABLE_DRV_STAT to clear SPMI_LPM_EN.
- b. REG_WRITE_MASK_IMM to VCCA_VMON_CTRL to either clear or set VCCA_VMON_EN, depending upon the value selected from the ACTIVATE command window.
- c. REG_WRITE_MASK_IMM to MISC_CTRL to either clear or set AMUXOUT_EN/REFOUT_EN and CLKMON_EN, depending upon the value selected from the ACTIVATE command window. Included in this instruction is the clearing of LPM_EN.

16. DEACTIVATE

The DEACTIVATE command is a composite of several commands associated with a power down sequence. This command is not recommended for use in multi-PMIC applications. These commands include the following:

- a. REG_WRITE_MASK_IMM to ENABLE_DRV_STAT to set SPMI_LPM_EN.
- b. REG_WRITE_MASK_IMM to VCCA_VMON_CTRL to either clear or set VCCA_VMON_EN, depending upon the value selected from the DEACTIVATE command window.
- c. REG_WRITE_MASK_IMM to MISC_CTRL to either clear or set AMUXOUT_EN/REFOUT_EN, depending upon the value selected from the ACTIVATE command window. Included in this instruction is the setting of LPM_EN.

The Deactivate command is not recommended for multi-PMIC applications. The control of parameters SPMI_LPM_EN, VCCA_VMON_EN, AMUXOUT_EN/REFOUT_EN, CLKMON_EN, and LPM_EN are abstracted by the ACTIVATE and DEACTIVATE commands. SPMI_LPM_EN sets SPMI in a low power mode which stops SPMI WD (Bus heartbeat). In multi-PMIC applications, the SPMI_LPM_EN must be handled at similar times to prevent SPMI WD failures. Therefore, to mitigate clock variations, setting and clearing of SPMI_LPM_EN must be done early in the sequence of each PMIC.

The LPM_EN parameter puts the PMIC in a low power mode. The intended use case is for the PFSM to set LPM_EN upon entering a low power consumption state. The end objective is to disable the digital oscillator to reduce power consumption. Refer to the data sheet for functions disabled when LPM_EN is set.

TO_SAFE	TO_STANDBY	TO_RETENTION	TO_ACTIVE	
SPMI_LPM_EN=1, FORCE_EN_DRV_LOW =1	SPMI_LPM_EN=1, FORCE_EN_DRV_LOW =1	nRSTOUT = 0, nRSTOUT_SOC=0	LPM_EN=0, AMUXOUT_EN = 1, CLKMON_EN = 1	
nRSTOUT = 0, nRSTOUT_SOC=0	nRSTOUT = 0, nRSTOUT_SOC=0	SPMI_LPM_EN=1, FORCE_EN_DRV_LOW =1	SPMI_LPM_EN = 0	
LPM_EN=1, AMUXOUT_EN =	LPM_EN=1, AMUXOUT_EN =	LPM_EN=1, AMUXOUT_EN =	FORCE_EN_DRV_LOW =0	
0, CLKMON_EN = 0	0, CLKMON_EN = 0	0, CLKMON_EN = 0	nRSTOUT = 1, nRSTOUT_SOC=1	

Table 8-3, SPMI LPM EN, FORCE EN DRV LOW, and LPM EN example assembly instructions

Note

The EN_DRV, nRSTOUT, and nRSTOUT_SOC pins may not be used in the application but are shown here for completeness. In these examples, VCCA_VMON_EN remains at '1.'

The key requirement for multi-pmic solutions is that the SPMI_LPM_EN should occur first while the LPM_EN should occur last in the sequence. Because the DEACTIVATE command encapsulates both the LPM_EN

and the SPMI_LPM_EN in a set of executions placing the DEACTIVATE at the beginning or the end will violate one of the requirements.

17. ENDRV

The ENDRV command is a direct write to the FORCE_EN_DRV_LOW bit found in the ENABLE_DRV_STAT register, address 0×82. The ENDRV command is a translated into a REG_WRITE_MASK_IMM command to address 0×82, with a data value of 0×08 or 0×00, and a mask of 0×F7.

18. DELAY_IMM

The DELAY_IMM command is a direct representation of the DELAY_IMM instruction. The delay specified in this command is applied to all devices. In version 3.0.0, the GUI will no longer automatically adjust the PFSM_STEP_SIZE if the size of the DELAY_IMM cannot be achieved with the existing PFSM_STEP_SIZE. The user is responsible for managing the PFSM_STEP_SIZE for the desired delays. This also applies to all instructions which have a timing component. In the event that the delay cannot be achieved an error is provided in the PFSM_Validation.

Note

The assembler will optimize DELAY_IMM instructions and combine with the following instruction if that instruction includes a timing parameter.

19. REG_WRITE_MASK_IMM

The REG_WRITE_MASK_IMM command is a direct representation of the REG_WRITE_MASK_IMM instruction. The REG_WRITE_MASK_IMM command includes a mask to write or clear specific bits without impacting other bits within the register.

20. TRIG_MASK

The TRIG_MASK command is a direct representation of the TRIG_MASK instruction. The trigger mask will determine which interrupts are enabled and disabled. Using the Automatic trigger will set the trigger based upon the trigger settings from the TARGET STATE.

21. REG_WRITE_IMM

The REG_WRITE_IMM command is a direct representation of the REG_WRITE_IMM instruction. The REG_WRITE_IMM command overwrites all bits within the register specified.

22. REG_WRITE_MASK_SREG

The REG_WRITE_MASK_SREG command is a direct representation of the REG_WRITE_MASK_SREG instruction. The REG_WRITE_MASK_SREG command includes a mask to write or clear specific bits without impacting other bits within the register. The data is sourced from the specified scratch register.

23. SREG_READ_REG

The SREG_READ_REG command is a direct representation of the SREG_READ_REG instruction. This command copies the contents of the register to the specified scratch register.

24. SREG_WRITE_IMM

The SREG_WRITE_IMM command is a direct representation of the SREG_WRITE_IMM instruction. 25. DELAY_SREG

The DELAY_SREG command is a direct representation of the DELAY_SREG instruction. This delay is different than the other delays found in the resources and commands. The delay is only applied to the device specified.

26. PFSM_DELAY_STEP

The PFSM_DELAY_STEP is a direct representation of the SET_DELAY instruction which writes to the PFSM_DELAY_STEP register.

27. END

The END command is direct representation of the END instruction. This can be used to terminate branches created in the PFSM sequence using the JUMP and WAIT commands.

8.1.2.3.2 Sub-sequences

Sub-sequences are groups of commands within the power sequence and are associated with the JUMP or WAIT instructions. Functionally, the sub-sequence is simply a destination label for the JUMP or the WAIT statements



to *jump* to. Graphically, the sub-sequence can be used to group commands and then the entire group can be moved within the power sequence. In Figure 8-19, the WAIT instruction is used to test GPIO1, if GPIO1 is high, then the timeout occurs and the execution jumps to the SKIPBUCK5 label and continues execution. Specifically, if GPIO1 is low then BUCK5 is enabled, if GPIO1 is high, then the regulator is not enabled. Figure 8-20 shows that there are no instructions within the sub-sequence. Instructions placed within or after the sub-sequence will be chronologically equivalent. Again, the main benefit of placing instructions within the sub-sequence is to logically group the commands and then to move them as a group when needed.

⊗ <mark>s</mark>	EQUENCE NAME	Target S ACTIV	tate E 👻	UPDATE		
	UPDATE ACTION					
	Device			Resource/Comm	ands	
	TPSMSTR		Ŧ	WAIT		
	Condition		Туре		Timeout	
	GPIOT	*	LOW	~	0	-
	Unit		Destination			
	US 🔻		SKIPBUC	K5 👻 🕇	•	
					UPDA	re i i i i i i i i i i i i i i i i i i i
wer Se	equence Commands					X 🗋 🖄 🎙
					Rail Connection	1
SMS	BUCK1_2				Rail1	1 0 0
SLV1 B	UCK1_2_3_4				Rail2	/00
SLV2 B	UCK1_2_3_4	- /			Rail3	/00
SMSTR	RSTOUT				Rail4	100

Figure 8-19. WAIT Command Action



SE	LECT ——	STATIC CONFIGURATION	PFSM	PROGRAM
\otimes	SEQUENCE NAME: standby2active	TARGET STATE: ACTIVE		
	ADD ACTION			
	Device	~	Resource/Commands	*
			ADD	
Power Sequ	uence Commands			Rail Connection
DEVICE0	ACTIVATE			/ 🕜 🕐 🥫
DEVICE1	ACTIVATE			
DEVICE2	ACTIVATE			× 🖸 🕈 🚺
DEVICE0	BUCK1			Rail1 🖍 🐼 😲 🧵
DEVICE1	BUCK1_2_3_4			Rail2 🖍 🐼 🔮
DEVICE2	BUCK1_2_3_4			Rail3 🖍 🚱 🔮
DEVICE0	WAIT			
DEVICE0	BUCK5			Rail5 🖍 🚱 🔮
D0_B5_SKIP				+ += += 📋
DEVICED	TRIG MASK	Add actions to sub sequ	ence using + button	
DEVICE1	TRIG MASK			
DEVICET	TOID MASK			
DEVICE2	TRIG_MASK			Powered By GUI Composer
				🐺 Texas Instruments

Figure 8-20. Empty Sub-Sequence

Note

WAIT and JUMP statements can only jump forwards in the sequence of commands. The destination can never be placed before the JUMP or WAIT statement.

8.1.2.3.3 Power Sequence Editing Tools

In addition to the four editing tools for each individual command (update, move up, move down, delete), there are four tools available for editing the power sequence in its entirety. From left-to-right, the tools are export power sequence, copy sequence, paste sequence, and reverse sequence (see Figure 8-21). The copy, paste, and reverse sequence tools create a convenient way to copy a power sequence, for example, a power-on sequence, and to paste in a new sequence, then reverse to create a power-off sequence.

Note

The reversal is not applied to the TRIG_MASKS as these are always intended to be at the end of the sequence. The reversal is only of the order of the commands and not the timing relationship or polarity; enable does not become disable.



ЗТ.	STATIC	CONFIGURATION	PFSM	PROGRAM
×	SEQUENCE NAME standby2active	Target State	UPDATE	
	ADD ACTION			
	Device	•	Resource/Commands	*
			AD	D.
wer	Sequence Commands			8601

Figure 8-21. Power Sequence Tools

The export power sequence provides a more complete graphical view which can be exported. From this view the user has the ability to provide inputs for the conditional WAIT command and generate timing diagrams for different conditions. As shown in Figure 8-22, either the true condition of the timeout can be selected and the timing diagram is updated appropriately.

Note

Texas Instruments recommends exporting power sequences to confirm that the timing aligns with system requirements.

EXPORT POWER	SEQUENCES			8
CONTROL RESO	DURCES EXPORT PREVIEW			
TPSMSTR GPI01: TIME	OUT			
DEVICE	SEQUENCE NAME	DELAY VIEW	TOTAL DELAY	RAIL CONNECTION
TPSMSTR	BUCK1_2_3_4		0 us	Rail1
LPSLV1	BUCK1_2_3_4		1000 us	Rail2
LPSLV2	BUCK1_2_3_4		2000 us	Rail3
TPSMSTR	nRSTOUT		5000 us	Rall4
TPSMSTR	WAIT	GPI01 = LOW		
TPSMSTR	BUCK5		5000 us	Rail6

Figure 8-22. Exported Sequence with Variable Conditions

8.1.2.4 Trigger Settings

The maximum number of triggers available is 28. Please refer to the device specification for the usage of reserved triggers. The GUI will ensure that the maximum number of triggers is not exceeded and manage the usage of triggers across devices in a multiple PMIC application.



The trigger settings identify what triggers will move the PMIC operation from one state to another. In the context of the GUI, the arrows between states (or arrows looping back to the same state) must have at least one trigger definition. An example is used to outline the steps configuring the trigger settings. For this example, the *IMMEDIATE_SHUTDOWN* going high on any device will trigger all devices to execute a power down sequence and then transition to the **SAFE** state, which in turn will automatically transition all devices, without power sequence, to the hardware state **SAFE_RECOVERY**, to reset the devices. The following steps are how to setup this example.



1. Select the transition between the **STANDBY** and **SAFE** states, by clicking on the transition in the diagram.

Figure 8-23. Trigger: STANDBY to SAFE

- 2. In the From States add ACTIVE, PFSM_START, and WAIT4ENABLE.⁴
- 3. In the 'Add Devices' select *Any*, so that all devices appear in the window⁵.
- 4. From the *Trigger Source* drop-down menu, select *IMMEDIATE_SHUTDOWN*.
- 5. From the *Trigger Type* drop-down menu, select *HIGH*.
- 6. Select the *Immediate* check box. This means that the trigger can happen immediately and does not wait for the current sequence to finish.

⁴ The Reuse Trigger button is an alternative option. Step 2 is omitted. After step 7, the other transitions to the **SAFE** state are selected. At this point the 'Reuse Trigger' button is selected and then the same trigger used for the **STANDBY** to **SAFE** is selected.

⁵ While an example, Texas Instruments recommends that the IMMEDIATE_SHUTDOWN trigger be present in all devices. For other triggers, it is acceptable that the trigger is present in only one device.





Figure 8-24. Trigger: STANDBY to SAFE (continued)

- 7. Click ADD
- 8. Now click on the transition between **SAFE** and **SAFE_RECOVERY**. No action is required as this trigger is populated automatically.

Note

Since **SAFE_RECOVERY** is a hardware state the trigger will not have an associated power sequence. This is indicated by the EXT attribute in the trigger description. Similarly, the **RUNTIME_BIST** will also have the EXT attribute.





Figure 8-25. Trigger: SAFE to SAFE_RECOVERY

At the bottom of the TRIGGER SETTINGS, highlighted in Figure 8-25, is a summary of the trigger(s) associated with a transition. A scroll bar is provided to see the bottom of the pane. The last step is to associate a power sequence with the transition. Since SAFE_RECOVERY is a hardware state, the EXTERNAL flag is set and no sequence is needed in the transition to SAFE_RECOVERY. The transitions to SAFE, however, do require a sequence. Making the association between the trigger and the sequence is listed in the following instructions.

- 1. Click on the transition between STANDBY and SAFE (or ACTIVE and SAFE).
- 2. Click the lightning bolt icon. A window displays showing all of the sequences which have the same destination or target state. In this case there is only one, *any2safe*.



Scala	ble PMICs GUI File Options Zoom Help				_ Ø ×
*	NVM Configuration				PFSM PROGRAM
*	RUNTIME BL		X Q Q	C From State(s)	
969				SETTINGS	To State
~		MMEDIATE_SHUTDOWN		Wer UNENCE	
۲	PFSM_STAR.	any2safe TO_SAFE		Add Trigger	Reuse Trigger
	le la			IGGER TTINGS	0
				CE Ingger Source	
	SAFE,RECO.			NGGER RITY LIST ADD	
			MAP TO TRIGGER	FSM	
	LP STANOR.	STACE			
	(How to edit a Template	ige the template	Please validate PFSM settings GENERATE PROGRAM	EXPORT	
د کھ	•				👋 Texas Instruments

Figure 8-26. Mapping a Sequence to a Trigger

3. Select the sequence and then click *MAP TO TRIGGER*. The Trigger Setting for the transition is now complete.



Figure 8-27. Completed Trigger Settings

Once all of the transitions have been assigned triggers and all of the triggers have been associated with power sequences, then the default TRIGGER MASKS within the power sequences will be updated. Please note the various components and relationships discussed to this point:

1. States

The states are either hardware or mission states.



2. Transitions

Transitions have a source and target state. Transitions can have multiple triggers but require at least one. Transitions to the same target state can share the same trigger.

3. Triggers

Available triggers are defined in the device specification. Each trigger can have only one power sequence associated with it. Multiple triggers can share the same power sequence. In the special case that the transition target state is a hardware state, the trigger type is EXT and there is no power sequence.

4. Power Sequences

Power sequences are defined in terms of the target state and therefor can potentially be associated with multiple triggers or transitions. Within the power sequence is the trigger mask. The automatic trigger mask is defined by all transitions from the target state and the triggers defined in those transitions. Manual trigger masks can be used to create custom trigger masks. In the TRIG_MASK command there is an option to select either an automatic or a manual trigger mask.

8.1.2.5 Trigger Priority List

Triggers are initially prioritized based upon the TRIG_SEL value for each trigger as defined in the data sheet. Lower values have higher priority. It is important to confirm that the priority within the TRIGGER PRIORITY LIST matches the desired priority of the application. Figure 8-28 shows the priority list from the simple example in the previous section. Click the arrows within the list to move triggers up and down in priority.



Figure 8-28. Trigger Priority List



8.1.2.6 PFSM Validation

The TRIGGER PRIORITY LIST is the last component to building a PFSM configuration. When the configuration is complete, the PFSM validation is made available to check and validate the PFSM content. Within the PFSM Validation view, click the *Validate PFSM* button.

Within the PFSM view, a list of results will be displayed. Any errors or warning will be accompanied by instructions and recommendations. Errors and warnings will not prevent program generation but indicate a potential risk in device performance within the application. It is recommended to address all errors as this can prevent proper compilation or file generation. Once all errors have been addressed, click the *GENERATE PROGRAM* button to move to the PROGRAM perspective.



Figure 8-29. PFSM Validation Results



8.2 Program

Note

Before programming is a good time to save the configuration, see Figure 8-9

The program page shows the results of the generated program in the *Generated Program* tab, as shown on the left side of Figure 8-30. This is a text format file and a scroll bar is available to view the entire content. On the right side are the control mechanisms for programming.



Figure 8-30. NVM Programming

The *Select Device* drop-down menu is provided when multiple PMICs have been configured. The associated program appears in the Generated Program tab when a device is selected. This will also determine which program will be saved and programmed.

The Select current interface will determine which physical address is used to verify the connection and program.

Two options are provided for saving the program, *Save as Assembly Code* and *Save as Binary Code*. The *Save as Assembly Code* is the same format as what is shown in the *Generate Program* tab. The *Save as Binary Code* format is of the register addresses and the hexadecimal values at those addresses. Both of these formats can be uploaded to the program page and programmed into the selected device without the use of the configuration steps, as discussed in Section 8.2.1. The *binary* format can also be used in the NVM Validation page to validate the NVM contents of a device. Once the physical connection is verified, then the device can be programmed.

Note Texas Instruments recommends saving all three file types: Configuration, Assembly, and Binary.



WARNING

Texas Instruments will not support manually edited assembly or binary files.



8.2.1 Program an Existing NVM Configuration

The NVM Configuration page can also be used to program a device with an existing NVM Configuration in the assembly or binary format. The process is simply to start at the beginning of the page and choose which type of device to program by clicking the device icon, as shown in Figure 8-31. Once a device is chosen, click the *Skip to Programming* button to go directly to the programming page.



Figure 8-31. Skip to Programming with an existing NVM Configuration

The programming perspective has changed slightly from what was described in Section 8.2. As shown in Figure 8-32, only the *Uploaded Program File* tab is available, the save options are disabled, and the *Select Device* reflects the device selection at the beginning. The interface selection should match the device being programmed. If the interface is not setup correctly the connection indicator at the bottom of the screen will reflect that the *Hardware not Connected*. *Failed to connect* and any attempt to *Verify Connection* will fail. Once the correct⁶ device is connected and the file to program selected, click *Verify Connection* and then *Program Device*.

⁶ When multiple devices are connected to the AEVM, ensure that for I²C that the address is that of the device to be programmed. In the case of SPI, make sure that the chip select is connected to the device to be programmed.





Figure 8-32. Program with an Existing Configuration



8.2.2 NVM Configuration Special Use Case: Changing the Communication Interface

The GUI tool writes the register settings using the identified interface and then uses the bulk programming method to transfer the register settings to the NVM. In the event that the NVM image uses a different interface, then it is important that the device being programmed supports both interfaces. When the GUI writes to the register settings to change the interface (SPI to I^2C or I^2C to SPI), the GUI will pause and display a prompt, see Figure 8-33, to change the hardware configuration to enable the new interface. This message specifically refers to the EVM, but can be generalized to any hardware configuration where changes are made to transition from I^2C to SPI or SPI to I^2C .



Figure 8-33. Interface Change during Programming



8.2.3 Lock Option During NVM Programming

The PMIC NVM can be permanently locked, preventing any changes to the NVM configuration. While this is not recommended during development, the feature is supported by the GUI. During the programming, a dialog window appears, see Figure 8-34, with the option to lock the NVM. Once this is done, then the PMIC NVM cannot be changed.



Figure 8-34. NVM Lock Option





9 NVM Validation Page

Note

Texas Instruments recommends as best practice to always use the NVM validation to confirm the correct configuration of the device following programming from the NVM Configuration page.

The NVM Validation page is used to download the current register or NVM settings to the host PC or compare the settings to a file from the host PC. One of the important aspects of this page is that the NVM settings are accessed by overwriting the current register settings. If the *NVM Settings* button is selected, as shown in Figure 9-1, when the *DOWNLOAD CONFIGURATION* button is selected, then the GUI immediately issues a set of commands to the PMIC to overwrite all existing register settings with the contents from NVM. This will overwrite any settings or configuration to the device made through the Quick-start or Register Map pages. After the overwrite is complete, then the register contents are read out through the communication interface.



Figure 9-1. NVM Validation

The top right of the page indicates which of the *Current Settings* or the *NVM Settings*, are being read. On the left side of the page is an interface to select a known file to compare the read contents to. This provides a quick visual pass/fail response to evaluate the content read. The *DOWNLOAD CONFIGURATION* option is found on the right side of the page.



Compare the Current or NVM Settings with an existing binary file

- 1. Confirm that the correct device is connected.
 - a. Select the correct Device Type.
 - b. Select the correct Communication Interface.
- 2. Select the binary file from the host PC to compare the device NVM with.
 - a. Use the Drag and Drop feature or the file navigator.
 - b. When a valid file is selected, the COMPARE button will become active.
- 3. Press the *COMPARE* button.

Download the Current or NVM Settings to a binary file.

- 1. Confirm that the correct device is connected.
 - a. Select the correct Device Type.
 - b. Select the correct Communication Interface.
- 2. Select the Current Settings or NVM Settings button
- 3. Press the DOWNLOAD CONFIGURATION button.



10 Watchdog Page

The Watchdog page is an interactive evaluation tool for exercising the watchdog functionality in both TRIGGER and Q&A modes. This tool uses the MSP432E microcontroller on the AEVM to create the watchdog stimulus for both correct and incorrect use cases. Status monitoring is provided to show the PMIC response.

able PMICS GUI File Op	nions Help			Mode	Adds 120 CBC		7
CONFIGURATION			•	12C	0x48 ×	STATUS MONITORING	QALA
Window-2 Window-2 Long Window	74 ms 75 ms 803250 ms	Controls ENABLE POWER I RETURN	DRV KOLD TO LONG	WINDOW		Error Count 00 ERROR STATUS Timeout Reset Fail	GC
WATCHDOG SEQUENCE		Window 1 4 Correct answer		Window • 0 Incorr	2 ect answer	Long Window Timeout Answer Error	
Question	1	Answer				Answer Early	
MCU reads question	MCU reads question MCU reads answer					Sequence Error	
Read register WD_OUESTION_ ANSW_CNT Commands	White to WD_ANSWER_REG_WD_ANSWER_REG_	WD_ANSWER_REG		Y	ID_ANSWER_REG ANSW_CNT	WD FIRST OK	
						Bad Event	
	WINDOW 1		W	INDOW 2			
				Uns	afe Window Time(D	
							sicates 2) dura

Figure 10-1. Watchdog Page

To exercise the watchdog module please make sure the following conditions are met in the PMIC:

- 1. The device supports the watchdog feature
- 2. The PMIC is in a mission state. A hardware state, like **SAFE RECOVERY**, will prevent the watchdog from operating.
- 3. NRSTOUT (found in the register MISC_CTRL) must be 1
- 4. WD_EN (register WD_THR_CFG) must be 1
- 5. If applicable to the device, any GPIO configured as DISABLE_WDOG should be logic low
- 6. WD_PWRHOLD must be 0
- 7. For evaluation purposes it is recommended to set WD_RST_EN to 0 so that the device does not enter *WARM RESET* during the evaluation.

Trigger Mode

The watchdog page will reflect the settings in the controls section. To change from QA to *TRIGGER* mode, the *Edit/Enable* indicator, as highlighted in yellow in Figure 10-1, should be switched to *Enable*. Once in the trigger mode, switch back to *Edit*, and adjust the default *Window-1* and *Window-2* values to a time frame that does not exceed the limits of the AEVM.

With valid timing windows, the watchdog can be re-enabled and the watchdog sequence started.

Start Sequence:

- 1. Enable the watchdog, select Enable
- 2. Select the mode, TRIGGER or Q&A
- 3. Edit the AEVM trigger waveform, select *Edit*
- 4. Adjust Window-1 and Window-2

- 5. Select the Sequence Configuration
- 6. Enable the watchdog, select *Enable*
- 7. Select START SEQUENCE

In the EVENT STATUS view, the WD FIRST OK is illuminated and green, see Figure 10-2, indicating that the first watchdog trigger sequence was received correctly. The PMIC is continuously polled during operation and the ERROR STATUS view is updated.

Scal	able PMICs GUI File Options Help			
ń	😡 Watchdog		Mode Addr I2C CR 12C 0x48 x	
4	CONFIGURATION	O Disa	ble Watchdog to update Configurations	STATUS MONITORING
949	Winthew Configurations Window-1		Controls	Error Count
0	13 ms. Windows2		Power Hold	ERROR STATUS
1	Long Window	ENABLE RESET	RETURN TO LONGWINDOW	Timeout
8	803250 ms			Reset S Fall
	WATCHDOG SEQUENCE	Sequence Configuration: Com	est Watchdog Triggers - Preset Mode 🔘 Advanced I	Vode Dong Window Timeout
	Watchdog-Trigger			WD FIRST OK
	on GPIO pin Internally Generated Triggered Pulse			Bad Event
	Watchdog Windows Long Win	Window 1(Bad Event) Window 2(Good Event)	Window 1(Bad Event) Window 2	
		d Washing Triang Com	en Protect Concernation	
		watchoog Trigger Sequer	E Unanfé Window Time	
				Norma & Of Constants
<i>E</i> G	COM15:115200 Hardware Connected.			🐺 Texas Instruments

Figure 10-2. Watchdog Trigger Mode

To stop the evaluation, first use the control to set the RETURN TO LONGWINDOW, second switch from *Enable* to *Edit* mode, and then click *STOP SEQUENCE*.

Stop Sequence:

- 1. Select RETURN TO LONGWINDOW
- 2. Select Edit
- 3. Select STOP SEQUENCE

The sequence configuration can be modified to intentionally provide an incorrect sequence, using the dropdown menu *Sequence Configuration*. The incorrect timing and the consequent bad event is shown in Figure 10-3. To evaluate this configuration, first, switch from *Edit* to *Enable* mode, second, disable the *RETURN TO LONGWINDOW*, and then click *START SEQUENCE*.



Watchdog					٠	Mode 12C	Addr I2C CRC 0x48 X	STOP SEQUENCE	R)
CONFIGURATION			() Dis	able Watchdog to update Con	figurations	Edit	Enable	STATUS MONITORING	
				Controls				Error Count	
				ENABLE	DRV			15	
	13 ms			02				ERROR STATUS	
				Dever	HOLD			Early Trigger	
	12 ms	ENABLE RESET			TO LONGWI	WOOW		0 Timeout	
	0700TO LC								
0	603250 ms							Heset	
O MSP 432 supports maximum								Fail	
VATCHDOG SEQUENCE		Sec	suence Configuration Wa		Preset Mo	de O	Advanced Mode	Long Window Timeout	
								EVENT STATUS	
Watchdog-Trigger								WD FIRST OK	
Internally Generated	1±		1	t: 				Bad Event	
Triggered Pulse									
Watchdog Windows	Long Window	Window 1(Bad Event)	Window 2(Good Event)	Window 1(Bad Event)	Window 1(8	ad Event)			

Figure 10-3. Invalid Trigger Watchdog Input

The errors can be cleared using the icons to the right of each error, or by clicking Clear All.

Q&A Mode

As previously stated, the Q&A mode can be selected when the *Edit/Enable* indicator is moved to *Enable*.



Scal	able PMICs GUI File Option	ns Help										
A	Watchdog					٥	Mode 12C	Addr 0x48	I2C CRC X	► ST	TART SEQUENCE	
+	CONFIGURATION				Edit					STATUS MONITORING		
¢∔Ŷ Ø	Window Configurations Invalid Window Window 1 1 m		ralld Window ① Threshold Configurations Reset Threshold ① ① ①		Controls					Error Count 00 ERROR STATUS		
	Window-2		Fail Threshold 0		POWER HOLD	0					Timeout	0
~	Long Window	1 ms	ENABLE RESET		RETURN TO L	ONGWIN	DOW				Reset	C
0	C	105 ms						Fail	C			
											Long Window Timeou	u O
					1107 10 10		10000				Answer Error	0
	WATCHDOG SEQUENCE			4 Correct answer • 0 Incorrect answer.		rer -		Answer Early	0			
	Question		Answer					Sequence Error	0			
	MCU reads question	MCU reads an	swer							EVENT	STATUS	
	Read register WD_QUESTION ANSW_CNT	Write to WD_ANSWER_RE	Write to S WD ANSWER REG	Write to WD_ANSWER_REG			v	Write D_ANSWE			WD FIRST OK	
	Commands							ALCIN_			Bad Event	
		l WR	NDOW 1			WI	VDOW 2					
							🔳 Un:	iafe Wind	ow Time 🛈			
<i>E</i> c	2 *:											🜵 Texas Instruments

Figure 10-4. Watchdog Q&A

Once the Window configuration is updated for the Q&A a similar process can be employed to evaluate the Q&A mode. Figure 10-5 shows a correct sequence of answers to the questions while Figure 10-6 shows an incorrect answer.

			12C 0x48 × STOP SEQUEN					
ONFIGURATION		🚯 Disable Watchdog to update Configurations 🖉 Edit . 🖉 Enable						
		Controls	Error Count					
	20 ms	D POWER HOL	ERROR STATUS	a.				
	20 ms	ETURN TO	LONGWINDOW					
	-803250 ma		Fai Long Windo	w Timeout				
			Answer Erro	r				
TCHDOG SEQUENCE			Vendow 1 Window 2 Answer Earl 4 Correct answer - 0 Incorrect answer -	У				
Question	Г. Г	Answer						
			EVENT STATUS					
MCU reads question Read register WD_QUESTION_ ANSW_CNT ommands	MCU reads answer	WD_ANSWER_REG ANSW_CNT	When to When to WD_ANSWER, REG ANSW_CNT	ĸ				
	WINDOW 1	Vlatchdog Q & A Sequence Barted Buccessfully. X	WINDOW 2					

Figure 10-5. Watchdog Q&A Valid Response



Scala	able PMICs GUI File Options Help					
*	Watchdog			Mode Addr I2C CRC 12C 0x48 X	STOP SEQUENCE	R Q&A
4	CONFIGURATION		() Disable Watchdog to update C	onfigurations Edit Enable	STATUS MONITORING	
949		Cor	introls		Error Count	
0	20 ms		ENABLE DRV		ERROR STATUS	Clear All
_			DOWER HOLD		Timeout	C
			RETURN TO LONGWINDOW		Reset	Q
•	803250 ms				• Fail	0
					Long Window Timeout	Q
					 Answer Error 	c
					Answer Early	Q
					Sequence Error	Q
	WATCHDOG SEQUENCE				EVENT STATUS	
	2				WD FIRST OK	
					Bad Event	
				Unsafe Window Time (i)		
		Vatchdog Q & A Sequence Started Successfully >	×	0		
A G	A CDM159600 Hardware Connected.					TEXAS INSTRUMENTS

Figure 10-6. Watchdog Q&A Invalid Response



11 Additional Resources

- 1. SimpleLink[™] Ethernet MSP432E401Y MCU Launchpad[™] Development Kit
- 2. GUI Composer User's Guide.
- 3. E2E Support Forum.

12 Appendix A: Troubleshooting

12.1 Hardware Platform Not Recognized

Scal	able PMICs GUI File Options Help		
1	Ouick-start		
*			
949			
0	Configure and Monitor all your	Device Settings ×	
F	Devices Settings	Select Port : * Select Baud Rate : 9600 (Recommended) *	
R	and the second second	Choose Connected Device Type Configure interface settings	
	Treat 40 ≥ 40 ≥ 40 ≥ 10 = 100 =	Select Device Select current interface IzC MODE SPI MODE ng USB Port to get started	
		Device Status: Disconnected	
	Device Settings	12C2 CRC Enabled: D	
	Mode Addr I2C CRC WD CRt I2C Dx48 X X	CONNECT TO HARDWARE	
<i>E</i> c	A Hardware not Connected. Please plug your Target Device into	your computer's USB port, and click the Connect icon at left.	🜵 Texas Instruments

Figure 12-1. Hardware Platform Error

The GUI will automatically connect to the AEVM (micro controller with the analog evm controller firmware) and then to the PMIC. Typically, if the GUI cannot find the hardware platform this is due to either a faulty USB connection or the GUI is attempting to connect to the wrong communication (COM) port. The hardware platform will enumerate as three devices; two CDC classes and one DFU class. From another program, like the device manager in windows, the user can verify which COM port is the ACCtrl and which is the ACCtrl Console. From the GUI option, the user should select the COM port number of the ACCtrl and **not** the ACCtrl Console. The AEVM supports a baud rate of 115200.

Other devices connected to the PC, may also enumerate at CDC class devices and the GUI may attempt to communicate with these devices. If no response is made from the device, then it is possible that the GUI will not attempt to connect to other devices until the current device responds.

Only one AEVM should be connected to a host (MAC of PC) at one time. The GUI does not support the ability to handle and respond to multiple AEVM devices connected to the host.



12.2 PMIC Device Not Found



Figure 12-2. PMIC Communication Error

If the hardware platform is connected but the PMIC device is not found, then the GUI will report an error regarding the address: *Connected to AEVM Controller, but failed to connect to device TPS6594x_external on I2C @xx*. In the case of I²C this means that the address was not acknowledged (NACKed). Perform appropriate I²C bus checks: appropriate pull-up resistors, verify that no device is holding the clock low (clock-stretching), and so forth. Verify that the correct I²C address is being sent. The default address which the GUI uses may not be correct and it is necessary to update the address using the *Device Settings* below the *Options* tab.

Similarly with SPI, ensure that the hardware connection is correct and that the chip select is connected to the appropriate PMIC when multiple PMICs are in use.

12.3 I2C2 is configured but not connected

The PMIC supports a dedicated I^2C interface, I2C2, for access to the page 4 register space. This interface is only needed for watchdog configuration and only enabled with the GPIO is configured appropriately. The GUI will automatically interrogate the PMIC and use the I2C2 through the AEVM. If the I2C2 is not physically connected but the GPIO is configured for I2C2 operation the GUI will report an error when attempting to access the page 4 register space. In GUI version 2.0.0 this error is seen when the user attempts to read registers from page 4; *READ REGISTER* button. In GUI version 3.0.0 this error is seen immediately when the PMIC updates all registers upon connection and when using the *READ ALL REGISTERS* button. In both the GUI version 2.0.0 and 3.0.0 the error is reported as *I2C read error. Status* = *4294966526*

This error can be ignored if the page 4 information is not needed. Also, establishing the I2C2 connection will remove this error.

13 Appendix B: Advanced Topics 13.1 Scripting Window

Scripting is a convenient way to send a sequence of commands (reads or writes) to the PMIC device registers as opposed to the individual commands associated with an update to a parameter in either the quick-start or Register page views. *Scripting* is found below the Options tab located at the top of the GUI. Opening the scripting window will open a new window while the GUI window will still be active as shown in the following paragraph.



Figure 13-1. Default Scripting Window

Figure 13-1 shows the initial scripting window and the default text provided. This file can be edited to provide a desired sequence of commands. One quick way to start using the scripting window is to use the record feature to capture a sequence of commands. In the upper right hand corner is the record icon. Hovering the cursor over the icon will reveal a *Start Recording* help box. In the example shown in Figure 13-2 and Figure 13-3, the recording is started and then when returning to the GUI window the Register Page is used to read DEV_REV and NVM_CODE_2 and then write to the BUCK1_CTRL register. Once these sequence of actions are completed, then returning to the scripting window will reveal the recorded commands. At this point, the recording can be stopped and these commands can be expanded and repeated for the various registers. Once the sequence is complete, then click the *Run* icon to execute the sequence.

Scal	able PMICs GUI File Options Help											
ń	Mode Addr I2C CRC WD CRC 12C 0x48 X X											
4	Register Map			Auto Re	ed Off		~	READ	REGISTER	READ AL	L REGISTERS	Immediate Write 🗸
	Q Search Registers by name or address (0x)							Sear	ch Bitfield	is 🔽 S	how Bits	Erro Mirri
ęęą	Register Name	Address	Value				Bi	ts			^	
				7	6	5	4	3	2	1	0	BUCK1_FPWM
0	V User Registers - Page 0 DEV_REV	0x01	0x03	0	0	0	0	0	0	1	1	PFM and PWM operation (AUTO mode).
	NVM_CODE_1	0x02	0xAA	1	0	1	0	1	0	1	0	User President Pres 0 / PUCK1 CTPL /
	NVM_CODE_2	0x03	0x01	0	0	0	0	0	0	0	1	BUCK1_FPWM_MP[2]
-	BUCK1_CTRL	0x04	0x29	0	0	1	0	1	0	0	1	BUCK1_FPWM_MP
	BUCK1_CONF	0x05	0x2C	0	0	1	0	1	1	0	0	Automatic phase adding and shedding. \checkmark
\odot	BUCK2_CTRL	0x06	0x20	0	0	1	0	0	0	0	0	
	BUCK2_CONF	0x07	0x2C	0	0	1	0	1	1	0	• •	User Registers - Page 0 / BUCK1_CTRL / BUCK1_VMON_EN[4] Pointered By GUI Compare/III
<i>E</i> G	COM15:9600 Hardware Connected.											🔱 Texas Instruments

Figure 13-2. Scripting, Recording Register Read and Writes



Scripting - Sc	alable PM	IICs GI	File				
[user] recorded [11/4	/2020, 11:22:0	09 AM]		✓ ± ±	0		
1 function 2 read(3 read(4 write 5 }	main() { 'DEV_REV'); 'NVM_CODE_2' ('BUCK1_CTRL); ', 0x29)					
Logs				≂ filter		б	×
Wed Nov 04 2020	11:23:11	0	write(BUCK1_CTRL, 41) => void				-
Wed Nov 04 2020	11:23:10	0	read(NVM_CODE_2) => 1				
Wed Nov 04 2020	11:23:09	0	read(DEV_REV) => 3				

Figure 13-3. Scripting, Running a recorded sequence



14 Appendix C: Known Limitations

This section contains known limitations of the GUI and which versions the limitations apply to. Please use the support forums to report any issues or limitations found that are not on the following list.

Number	1.0.0	2.0.0	3.0.0
1	Х	Х	Х
2	Х	Х	Х
3	Х	X	Х
4	Х	Х	
5	Х	Х	Х
6	Х	Х	Х
7	Х	x	
8	Х	X	Х
9	Х	Х	Х
10			Х
11			Х
12		Х	Х

Table 14-1. GUI Limitation and Relevant Version

Table 14-2.	GUI Limitations	Description

Number	Description	Workaround
1	NVM validation when including the register CRC can report differences associated with addresses 0x0F4 (CRC_5), 0x0F5 (CRC_6), 0x0FE(CRC_15), and 0x0FF (CRC_16).	None. The GUI will report that the NVM files do not match. Inspect the registers and disregard differences associated with these registers. Each piece of silicon can have unique values in CRC related to production information.
2	Modifying Device Type and its configuration (for example, Primary/Secondary, Phase Configuration etc) is not recommended after creating PFSM as it may not produce expected results	In the case of modifying the phase configuration, remove all references in the PFSM before attempting to change the phase configuration. Changing the device type will require starting from a new or blank template.
3	SPI Hardware connection status displayed in the status bar can be detected incorrectly.	Use the register map page to confirm that values other than 0x00 and 0xFF can be read from the device. A dialog message appears to address the same.
4	The GUI does not provide control for multiple SPI Chip Select outputs.	None. In multi-device SPI configurations the Chip Select signal from the AEVM needs to be manually moved to each PMIC individually.
5	USB Connections issues with COM ports associated with Bluetooth devices.	Disable or remove devices which enumerate as COM ports on the host pc.
6	Enumeration (connecting the USB cable to the AEVM) will attempt to connect to the device with the previous or default settings and may fail to connect.	Use the Device Settings and click the <i>Connect to Hardware</i> to update the GUI to the correct connection settings.
7	Programming with register CRC enabled can result in a wrong CRC value. Some user registers are not backed by NVM but are part of the CRC calculation.	Program the NVM twice.
8	Targets with SPI interfaces should be connected to the PC after the GUI has been configured to SPI mode.	Recycle power to the AEVM after selecting SPI in the GUI.
9	Programming an LP876x-Q1 family device and changing GPIO functionality between nRSTOUT and some other function will result in a temporary loss of the serial interface. Typically, this results in a NACK in I2C and a frame error in SPI. The NACK will be seen by the GUI as an error and the programming sequence will stop.	Use the register map page to change the GPIO setting to match the setting in the NVM to be programmed. Reprogramming after the first attempt fails (without power cycling the PMIC) will have the same affect, since the user registers for the GPIO settings were updated by the initial attempt to program.
10	PFSM validation will report a warning in the 'Delay Timings Validation' if the PFSM delay step is not restored at the end of a sequence even if the PMIC will transition to the SAFE_RECOVERY state after the sequence is executed.	None. When the PMIC transitions to the SAFE_RECOVERY state the PFSM delay step is restored automatically to the default value. The user can disregard this warning, provided the PMIC transitions to SAFE_RECOVERY. This can be seen in the J721E_TPS6594 template.



	Table 14-2. GOI Limitations De	
Number	Description	Workaround
11	PFSM validation will report an error in the 'Sequence Length Validation' if the SREG_DELAY instruction is used to create the required timing relationship between the primary and secondary PMICs.	None. The SREG_DELAY instruction is a unique delay instruction which can change in value during runtime, depending upon what value is loaded into the SREG. The user can disregard this error provided that the usage of the delay is understood and the timing relationship preserved. This only applies to multi-pmic applications. This can be seen in the J721E_TPS6594 template.
12	BUCK Voltage selection, BUCKx_VOUT1 and BUCKx_VOUT2, is not limited by the BUCK use case.	Users must ensure that output voltages selected are within the ranges specified in the datasheet for the given configuration use case.

Table 14-2. GUI Limitations Description (continued)



15 Appendix D: Migration Topics

The changes associated with version 3.0.0 will make the json files created with version 2.0.0 incompatible, requiring the following updates.

- 1. Migrating from LP8764-Q1 silicon version PG1.0 to silicon version PG2.0.
- 2. Update the PFSM to include pfsm_start.
- 3. Update all timing delays for manual implementation.
- 4. Update trigger priority and settings.

15.1 Migrating from LP8764-Q1 PG1.0 to PG2.0

The differences between the LP8764-Q1 PG1.0 and LP8764-Q1 PG2.0 in the GUI are strictly related to the format and will result in the error shown in Figure 15-1. Requests can be made through the e2e forum, 3, to update the format. Alternatively, users can elect to modify the json file. The modifications are minor and only relate to the device names found in the json file. This example uses the *Generic_LP8764* template as an example for migrating from PG1.0 to PG2.0.

Scala	able PMICs GUI File Options	Help					
*	NVM Configuration			SELECT	STATIC CONFIGURATION	PFSM	PROGRAM
4	Select a template to start with	SELECTED DEVICES					
ŶŶŶ							
۲	Select the list of devices you would like to configure for NVM						
1							
•	17956594x 49 Roderson						
	TPS6594x						
	TP 56593x D Rithmann						
	TPS6593x						
	LP2764-20						
	LP8764x-2.0						
	LP5763x 43 Tuan		Invalid template for GUI version X				
					5	Skip to Programming	CONFIGURE
							Powered By GUI Composer**

Figure 15-1. Error Message when Attempting to Import LP8764-Q1 PG1.0 into GUI Version 3.0.0

As shown in Figure 15-2, the TPS6594-Q1 PG1.0 must be removed and the LP8764-Q1 must be updated to PG2.0. On the left side of the original json file and on the right-side are the required changes to make the json file compatible with the GUI version 3.0.0.

1	{	~	1 {		~
2	"details": {		2	"details": {	
3	"name": "sample_template",		3	"name": "sample_template",	
4	"description": "description for sample template",		4	"description": "description for sample template",	
5	"revision": "0.4.0"		5	"revision": "0.4.0"	
6	},		6	},	
7	"content": {		7	"content": {	
8	"staticConfig": [8	"staticConfig": [
9	{		9		
10	"name": "TPS6594x",				
11	"devices": []				
12	h				
13			//////		
14	"name": "IPS6594x_2p0",		10	"name": "1256594x_2p0",	
15	"devices": []		11	"devices": []	
10), [12		
1/	i "name", "TDS6503v 2n0"		13	1 "name", "TDS6503y 2n0"	
10	"devices": []		14	"devices": []	
20	1.		16	1.	
21	1		17	1	
22	"name": "LP8764x",		18	"name": "LP8764x 2p0",	
23	"devices": [19	"devices": [
24	{		20	{	
25	"alias": "LP87644Q1EVM",		21	"alias": "LP87644Q1EVM",	
26	"type": "LP8764x",		22	"type": "LP8764x_2p0",	
27	"masterOrSlave": "master",		23	"masterOrSlave": "master",	
28	"master": true,		24	"master": true,	
29	"staticConfigJSON": {		25	"staticConfigJSON": {	
30	"groups": [26	"groups": [
31	{		27	{	
32	"name": "Buck",	~	28	"name": "Buck",	×
	1 Exact		1	<	>

Figure 15-2. NEED TITLE ***

Note Migration from pre-release silicon TPS6594-Q1 PG1.0 to post release silicon TPS6594-Q1 PG2.0 is not supported. GUI versions 2.0.0 and 3.0.0 both support TPS6594-Q1 PG2.0.

15.2 Update the PFSM to Include the PFSM_START State

This migration example continues to use the *Generic_LP8764* with the required changes to the json file as described in Section 15.1.

As described in section Section 8.1.2.1, the PFSM_START state is required and must be added. In the *Generic_LP8764* example, the STANDBY state can be entered from either the ACTIVE or MCU_ONLY states and therefore a separate state for PFSM_START must be added as shown in Figure 15-3. If the STANBY state has no inputs from other states and is designated as the start state, then it is possible to simply rename the STANDBY state to PFSM_START.





Figure 15-3. Adding PFSM_START State

15.3 Update Timing Delays

The removal of the automated time management in GUI version 3.0.0 requires the timing to be updated manually. The places which require updates are shown in the PFSM Validation. As shown in Figure 15-4, the DELAY_IMM 500 ms command, requires that the PFSM_STEP_DELAY be updated before that command is performed. The DELAY_IMM 500 ms and the associated fix are in the *immediate_pd_shutdown* power sequence, as shown in Figure 15-5.



Figure 15-4. PFSM Assembler Validation Error with Delay Timing





Figure 15-5. Delay Time Fix for Migration

Once the sequence has been updated the error is resolved as shown in Figure 15-6. The warning is an intentional result of this example. In most cases, the PFSM_DELAY_STEP must be restored to the global setting. In this special case, the sequence is executed before transitioning to the *SAFE* state and then automatically to the hardware SAFE_RECOVERY state. In this case, the PFSM_DELAY_STEP is automatically restored to the global setting when the PMIC returns to the mission states from the SAFE_RECOVERY state and the warning message can be ignored.



Figure 15-6. PFSM Validation Results with Updated Timing Delay

15.4 Update Trigger Priority and Settings

Continuing to use the example from Section 15.3, there are additional warnings associated with the triggers. Figure 15-7shows the warnings relative to the trigger to SAFE_RECOVERY.







The trigger priority can be updated in the *Trigger Priority List* as shown in Figure 15-8. Figure 15-9 shows the immediate trigger feature indicated in the *Update Trigger* found in the *TRIGGER SETTINGS*.



Figure 15-8. Priority List Update




Figure 15-9. Immediate Trigger Feature

Figure 15-10 shows that with these fixes, the PFSM Validation has only one warning, that was discussed in Section 15.3.



Figure 15-10. PFSM Validation Results after Addressing Trigger Warnings



16 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (November 2020) to Revision B (June 2022)		Page
•	Added addition families of devices	1
•	Updated with inclusive language	3
•	Added summary for version 3.0.0.	4
•	Updated image for version 3.0.0.	5
•	Updated version to 3.0.0	<mark>6</mark>
•	Added note about initially connecting to a PMIC configured with a SPI serial interface	8
•	Added information for multi-PMIC SPI option	9
•	Updated SPI information	13
•	Deleted note	23
•	Update images for version 3.0.0.	
•	Added PFSM_START state	30
•	Updated Global settings for version 3.0.0	31
•	Updated Power sequence window for version 3.0.0	
•	Added instructions: nRSTOUT SOC, VMONx, PFSM DELAY STEP, and END with descriptions.	Updated
	DEACTIVATE description: not recommended for multi-pmic solutions	
•	Updated images for version 3.0.0.	42
•	Added table to cross issues with version, and add new limitations	66
•	Added Appendix D	68
c	hanges from Revision * (December 2019) to Revision A (November 2020)	Page
•	Updated for release v2.0.0 throughout entire document	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated