

# TMS320C6457 DSP General-Purpose Input/Output (GPIO)

## User's Guide



Literature Number: SPRUGL2  
March 2009



<b>Preface</b> .....	<b>5</b>
<b>1 Overview</b> .....	<b>6</b>
<b>2 GPIO Function</b> .....	<b>8</b>
<b>3 Interrupt and Event Generation</b> .....	<b>9</b>
<b>4 Emulation Halt Operation</b> .....	<b>9</b>
<b>5 Registers</b> .....	<b>10</b>
5.1 Interrupt Per-Bank Enable Register (BINTEN) .....	11
5.2 Direction Register (DIR) .....	12
5.3 Output Data Register (OUT_DATA) .....	13
5.4 Set Data Register (SET_DATA) .....	14
5.5 Clear Data Register (CLR_DATA) .....	15
5.6 Input Data Register (IN_DATA) .....	16
5.7 Set Rising Edge Interrupt Register (SET_RIS_TRIG) .....	17
5.8 Clear Rising Edge Interrupt Register (CLR_RIS_TRIG) .....	18
5.9 Set Falling Edge Interrupt Register (SET_FAL_TRIG) .....	19
5.10 Clear Falling Edge Interrupt Register (CLR_FAL_TRIG) .....	20

## List of Figures

1	C6457 DSP Block Diagram.....	6
2	GPIO Peripheral Block Diagram .....	7
3	Interrupt Per-Bank Enable Register (BINTEN) .....	11
4	Direction Register (DIR) .....	12
5	Output Data Register (OUT_DATA) .....	13
6	Set Data Register (SET_DATA) .....	14
7	Clear Data Register (CLR_DATA) .....	15
8	Input Data Register (IN_DATA) .....	16
9	Set Rising Edge Interrupt Register (SET_RIS_TRIG).....	17
10	Clear Rising Edge Interrupt Register (CLR_RIS_TRIG) .....	18
11	Set Falling Edge Interrupt Register (SET_FAL_TRIG).....	19
12	Clear Rising Edge Interrupt Register (CLR_RIS_TRIG) .....	20

## List of Tables

1	GPIO Interrupt and EDMA Event Configuration Options .....	9
2	GPIO Registers .....	10
3	Interrupt Per-Bank Enable Register (BINTEN) Field Descriptions .....	11
4	Direction Register (DIR) Field Descriptions .....	12
5	Output Data Register (OUT_DATA) Field Descriptions .....	13
6	Set Data Register (SET_DATA) Field Descriptions.....	14
7	Clear Data Register (CLR_DATA) Field Descriptions .....	15
8	Input Data Register (IN_DATA) Field Descriptions .....	16
9	Set Rising Edge Interrupt Register (SET_RIS_TRIG) Field Descriptions .....	17
10	Clear Rising Edge Interrupt Register (CLR_RIS_TRIG) Field Descriptions .....	18
11	Set Falling Edge Interrupt Register (SET_FAL_TRIG) Field Descriptions.....	19
12	Clear Rising Edge Interrupt Register (CLR_RIS_TRIG) Field Descriptions .....	20

## Read This First

---

---

---

### About This Manual

This document describes the general-purpose input/output (GPIO) peripheral on the TMS320C6457 digital signal processors (DSPs).

### Notational Conventions

This document uses the following conventions.

- Hexadecimal numbers are shown with the suffix h. For example, the following number represents 40 hexadecimal (decimal 64): 40h.
- Registers in this document are shown in figures and described in tables.
  - Each register figure shows a rectangle divided into fields that represent the fields of the register. Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties below. A legend explains the notation used for the properties.
  - Reserved bits in a register figure designate a bit that is used for future device expansion.

### Related Documentation From Texas Instruments

The following documents describe the C6000™ devices and related support tools. Copies of these documents are available on the Internet at [www.ti.com](http://www.ti.com). *Tip:* Enter the literature number in the search box provided at [www.ti.com](http://www.ti.com).

**[SPRU189](#) — *TMS320C6000 DSP CPU and Instruction Set Reference Guide.*** Describes the CPU architecture, pipeline, instruction set, and interrupts for the TMS320C6000 digital signal processors (DSPs).

**[SPRU198](#) — *TMS320C6000 Programmer's Guide.*** Describes ways to optimize C and assembly code for the TMS320C6000™ DSPs and includes application program examples.

**[SPRU301](#) — *TMS320C6000 Code Composer Studio Tutorial.*** Introduces the Code Composer Studio™ integrated development environment and software tools.

**[SPRU321](#) — *Code Composer Studio Application Programming Interface Reference Guide.*** Describes the Code Composer Studio™ application programming interface (API), which allows you to program custom plug-ins for Code Composer.

**[SPRU871](#) — *TMS320C64x+ Megamodule Reference Guide.*** Describes the TMS320C64x+ digital signal processor (DSP) megamodule. Included is a discussion on the internal direct memory access (IDMA) controller, the interrupt controller, the power-down controller, memory protection, bandwidth management, and the memory and cache.

### Trademarks

C6000, TMS320C6000, Code Composer Studio are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

# TMS320C6457 General-Purpose Input/Output (GPIO)


## 1 Overview

The general-purpose input/output (GPIO) peripheral provides dedicated general-purpose pins that can be configured as either inputs or outputs. When configured as an output, you can write to an internal register to control the state driven on the output pin. When configured as an input, you can detect the state of the input by reading the state of an internal register.

In addition, the GPIO peripheral can produce CPU interrupts and EDMA synchronization events in different interrupt/event generation modes.


Figure 1 shows the GPIO peripheral in the C6457 DSP block diagram. Figure 2 shows the GPIO peripheral block diagram.

Figure 1. C6457 DSP Block Diagram



Some GPIO pins are muxed with other device pins. For details on specific muxing and for the availability of the register bits, see the *TMS320C6457 Fixed-Point Digital Signal Processor* data manual ([SPRS582](#)). GPINT[0:15] are all available as synchronization events to the EDMA and as interrupt sources to the CPU.

Figure 2. GPIO Peripheral Block Diagram



- A Some of the GPn pins are muxed with other device signals. For details, see the *TMS320C6457 Fixed-Point Digital Signal Processor* data manual ([SPRS582](#)).
- B All GPINTn can be used as CPU interrupts and synchronization events to the EDMA.
- C The RIS\_TRIG and FAL\_TRIG registers are internal to the GPIO module and are not visible to the CPU.

## 2 GPIO Function

You can independently configure each GPIO pin (GPn) as either an input or an output using the GPIO direction registers. The GPIO direction register (DIR) specifies the direction of each GPIO signal. Logic 0 indicates the GPIO pin is configured as output, and logic 1 indicates input.

When configured as output, writing a 1 to a bit in the set data register drives the corresponding GPn to a logic-high state. Writing a 1 to a bit in the clear data register drives the corresponding GPn to a logic-low state. The output state of each GPn can also be directly controlled by writing to the output data register. For example, to set GP8 to a logic-high state, the software can perform one of the following:

- Write 0x100 to the SET\_DATA register
- Read in OUT\_DATA register, change the eighth bit to 1, and write the new value back to OUT\_DATA

To set GP8 to a logic-low state, the software can perform one of the following:

- Write 0x100 to the CLR\_DATA register
- Read in OUT\_DATA register, change the eighth bit to 0, and write the new value back to OUT\_DATA

Note that writing a 0 to bits in the set data and clear data registers does not affect the GPIO pin state. Also, for GPIO pins configured as input, writing to the set data, clear data, or output data registers does not affect the pin state.

For a GPIO pin configured as input, reading the input data register (IN\_DATA) will return the pin state.

Reading the SET\_DATA register or the CLR\_DATA data register will return the value in OUT\_DATA, not the actual pin state. The pin state is available by reading the input data register.



### 3 Interrupt and Event Generation

Each GPIO pin (GPn) can be configured to generate a CPU interrupt (GPINTn) and a synchronization event to the EDMA (GPINTn). The interrupt and EDMA event can be generated on the rising-edge, falling-edge, or on both edges of the GPIO signal. The edge detection logic is synchronized to the GPIO peripheral clock.

The direction of the GPIO pin does not need to be input when using the pin to generate the interrupt and EDMA event. When the GPIO pin is configured as input, transitions on the pin trigger interrupts and EDMA events. When the GPIO pin is configured as output, software can toggle the GPIO output register to change the pin state and in turn trigger the interrupt and EDMA event.

Two internal registers, RIS\_TRIG and FAL\_TRIG, specify which edge of the GPn signal generates an interrupt and EDMA event. Each bit in these two registers corresponds to a GPn pin. [Table 1](#) describes the CPU interrupt and EDMA event generation of GPn pin based on the bit settings of the RIS\_TRIG and FAL\_TRIG registers.

**Table 1. GPIO Interrupt and EDMA Event Configuration Options**

RIS_TRIG bit n	FAL_TRIG bit n	CPU Interrupt and EDMA Event Generation
0	0	GPINTn interrupt and EDMA event is disabled
0	1	GPINTn interrupt and EDMA event is triggered on falling edge of GPn signal
1	0	GPINTn interrupt and EDMA event is triggered on rising edge of GPn signal
1	1	GPINTn interrupt and EDMA event is triggered on both rising and falling edge of GPn signal

RIS\_TRIG and FAL\_TRIG are not directly accessible or visible to the CPU. These registers are accessed indirectly through four registers: SET\_RIS\_TRIG, CLR\_RIS\_TRIG, SET\_FAL\_TRIG, and CLR\_FAL\_TRIG. Writing 1 to a bit on the SET\_RIS\_TRIG register sets the corresponding bit on the RIS\_TRIG register. Writing 1 to a bit of CLR\_RIS\_TRIG register clears the corresponding bit on the RIS\_TRIG register. Writing to SET\_FAL\_TRIG and CLR\_FAL\_TRIG works the same way on the FAL\_TRIG register.

Reading the SET\_RIS\_TRIG or CLR\_RIS\_TRIG register returns the value of RIS\_TRIG register. Reading from SET\_FAL\_TRIG and CLR\_FAL\_TRIG register returns the value of FAL\_TRIG register.

To use the GPIO pins as sources for CPU interrupts and EDMA events, bit 0 in the bank interrupt enable register (BINTEN) must be set to 1.

### 4 Emulation Halt Operation

The GPIO peripheral is not affected by emulation halts.

## 5 Registers

The GPIO peripheral is configured through the registers listed in [Table 2](#). For the memory address of these registers, see the *TMS320C6457 Fixed-Point Digital Signal Processor* data manual ([SPRS582](#)).


**Table 2. GPIO Registers**

Offsets	Acronym	Register Name	See
0008	BINTEN	Interrupt Per-Bank Enable Register	<a href="#">Section 5.1</a>
0010	DIR	Direction Register	<a href="#">Section 5.2</a>
0014	OUT_DATA	Output Data Register	<a href="#">Section 5.3</a>
0018	SET_DATA	Set Data Register	<a href="#">Section 5.4</a>
001C	CLR_DATA	Clear Data Register	<a href="#">Section 5.5</a>
0020	IN_DATA	Input Data Register	<a href="#">Section 5.6</a>
0024	SET_RIS_TRIG	Set Rising Edge Interrupt Register	<a href="#">Section 5.7</a>
0028	CLR_RIS_TRIG	Clear Rising Edge Interrupt Register	<a href="#">Section 5.8</a>
002C	SET_FAL_TRIG	Set Falling Edge Interrupt Register	<a href="#">Section 5.9</a>
0030	CLR_FAL_TRIG	Clear Falling Edge Interrupt Register	<a href="#">Section 5.10</a>

### 5.1 Interrupt Per-Bank Enable Register (BINTEN)

To use the GPIO pins as sources for CPU interrupts and EDMA events, bit 0 in the bank interrupt enable register (BINTEN) must be set. BINTEN is shown in [Figure 3](#) and described in [Table 3](#).

**Figure 3. Interrupt Per-Bank Enable Register (BINTEN)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 3. Interrupt Per-Bank Enable Register (BINTEN) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
0	EN	0	Disables GPIO interrupts
		1	Enables GPIO interrupts

## 5.2 Direction Register (DIR)

The GPIO direction register (DIR) determines if a given GPIO pin is an input or an output. The GPDIR is shown in Figure 4 and described in Table 4. By default, all the GPIO pins are configured as input pins.

When GPIO pins are configured as output pins, the GPIO output buffer drives the GPIO pin. If it is necessary to place the GPIO output buffer in a high-impedance state, the GPIO pin must be configured as an input pin (DIR<sub>n</sub> = 0). At reset, GPIO pins default to input mode.

**Figure 4. Direction Register (DIR)**

Reserved							
R-0							
31							16
15	14	13	12	11	10	9	8
DIR15	DIR14	DIR13	DIR12	DIR11	DIR10	DIR9	DIR8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
7	6	5	4	3	2	1	0
DIR7	DIR6	DIR5	DIR4	DIR3	DIR2	DIR1	DIR0
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 4. Direction Register (DIR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
15-0	DIR <sub>n</sub>	0	Controls the direction of the GP <sub>n</sub> pin. GP <sub>n</sub> pin configured as output pin
		1	GP <sub>n</sub> pin configured as input pin

### 5.3 Output Data Register (OUT\_DATA)

The GPIO output data register (OUT\_DATA) indicates the value to be driven on a given GPIO output pin. The OUT\_DATA registers are shown in [Figure 5](#) and described in [Table 5](#).

**Figure 5. Output Data Register (OUT\_DATA)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 5. Output Data Register (OUT\_DATA) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
15-0	OUTn		Controls the drive state of the corresponding GPn pin. These bits do not affect the state of the pin when the pin is configured as an input. Reading these bits returns the value of this register, not the state of the pin.

## 5.4 Set Data Register (SET\_DATA)

The GPIO set data register (SET\_DATA) is shown in [Figure 6](#) and described in [Table 6](#). SET\_DATA provides an alternate means of driving GPIO outputs high. Writing a 1 to a bit of SET\_DATA sets the corresponding bit in OUT\_DATA. Writing a 0 has no effect. Reading SET\_DATA returns the contents of OUT\_DATA.

**Figure 6. Set Data Register (SET\_DATA)**

Reserved							
R-0							
31							16
15	14	13	12	11	10	9	8
SET15	SET14	SET13	SET12	SET11	SET10	SET9	SET8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
SET7	SET6	SET5	SET4	SET3	SET2	SET1	SET0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 6. Set Data Register (SET\_DATA) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
15-0	SETn	0	No effect
		1	Sets the corresponding bit in OUT_DATA

### 5.5 Clear Data Register (CLR\_DATA)

The GPIO clear data register (CLR\_DATA) is shown in Figure 7 and described in Table 7. CLR\_DATA provides an alternate means of driving GPIO outputs low. Writing a 1 to a bit of CLR\_DATA clears the corresponding bit in OUT\_DATA. Writing a 0 has no effect. Reading CLR\_DATA returns the contents of OUT\_DATA.

**Figure 7. Clear Data Register (CLR\_DATA)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7. Clear Data Register (CLR\_DATA) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
15-0	CLRn	0	Writing 1 clears the corresponding bit the OUT_DATA register. Reading this register returns the contents of the OUT_DATA register. Writing a 0 has no effect.
		1	

## 5.6 Input Data Register (IN\_DATA)

The GPIO input data register (IN\_DATA) reflects the state of the GPIO pins. The IN\_DATA register is shown in Figure 8 and described in Table 8. When read, IN\_DATA returns the state of the GPIO pins regardless of the state of the corresponding bits in the DIR and OUT\_DATA registers.

**Figure 8. Input Data Register (IN\_DATA)**



LEGEND: R = Read only; -n = value after reset

**Table 8. Input Data Register (IN\_DATA) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
15-0	INn		Returns the status of the corresponding GPn pin.




## 5.7 Set Rising Edge Interrupt Register (SET\_RIS\_TRIG)

The GPIO rising trigger register (RIS\_TRIG) configures the edge detection logic to trigger GPIO interrupts and EDMA events on the rising edge of GPIO signals. Setting a bit to 1 in RIS\_TRIG causes the corresponding GPIO interrupt and EDMA event (GPINTn) to be generated on the rising edge of GPn. RIS\_TRIG is not directly accessible by the CPU; it must be configured using the GPIO set rising trigger and clear rising trigger registers.

The GPIO set rising trigger register (SET\_RIS\_TRIG) is shown in [Figure 9](#) and described in [Table 9](#). Writing a 1 to a bit of SET\_RIS\_TRIG sets the corresponding bit in RIS\_TRIG. Writing a 0 has no effect. Reading SET\_RIS\_TRIG returns the value in RIS\_TRIG.

**Figure 9. Set Rising Edge Interrupt Register (SET\_RIS\_TRIG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9. Set Rising Edge Interrupt Register (SET\_RIS\_TRIG) Field Descriptions**


Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
15-0	SETRISn	0	Writing a 1 enables the rising edge detection for the corresponding GPn pin. Reading this register returns the state of the RIS_TRIG register. No effect
		1	Sets the corresponding bit in RIS_TRIG

## 5.8 Clear Rising Edge Interrupt Register (CLR\_RIS\_TRIG)

The GPIO rising trigger register (RIS\_TRIG) configures the edge detection logic to trigger GPIO interrupts and EDMA events on the rising edge of GPIO signals. Setting a bit to 1 in RIS\_TRIG causes the corresponding GPIO interrupt and EDMA event (GPINTn) to be generated on the rising edge of GPn. RIS\_TRIG is not directly accessible by the CPU; it must be configured using the GPIO set rising trigger and clear rising trigger registers.

The GPIO clear rising trigger register (CLR\_RIS\_TRIG) is shown in Figure 10 and described in Table 10. Writing a 1 to a bit of CLR\_RIS\_TRIG clears the corresponding bit in RIS\_TRIG. Writing a 0 has no effect. Reading CLR\_RIS\_TRIG returns the value in RIS\_TRIG.

**Figure 10. Clear Rising Edge Interrupt Register (CLR\_RIS\_TRIG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 10. Clear Rising Edge Interrupt Register (CLR\_RIS\_TRIG) Field Descriptions**


Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
15-0	CLRRISn	0	Writing a 1 disables rising edge detection for the corresponding GPn pin. Reading this register returns the state of the RIS_TRIG register. No effect
		1	Clears the corresponding bit in RIS_TRIG

## 5.9 Set Falling Edge Interrupt Register (SET\_FALL\_TRIG)

The GPIO falling trigger register (FAL\_TRIG) configures the edge detection logic to trigger GPIO interrupts and EDMA events on the falling edge of GPIO signals. Setting a bit to 1 in FAL\_TRIG causes the corresponding GPIO interrupt and EDMA event (GPINTn) to be generated on the falling edge of GPn. FAL\_TRIG is not directly accessible by the CPU; it must be configured using the GPIO set falling trigger and clear falling trigger registers.

The GPIO set falling trigger register (SET\_FALL\_TRIG) is shown in [Figure 11](#) and described in [Table 11](#). Writing a 1 to a bit of SET\_FALL\_TRIG sets the corresponding bit in FAL\_TRIG. Writing a 0 has no effect. Reading SET\_FALL\_TRIG returns the value in FAL\_TRIG.

**Figure 11. Set Falling Edge Interrupt Register (SET\_FALL\_TRIG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11. Set Falling Edge Interrupt Register (SET\_FALL\_TRIG) Field Descriptions**


Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
15-0	SETFALn	0	Writing a 1 enables the falling edge detection for the corresponding GPn pin. Reading this register returns the state of the FAL_TRIG register.
		0	No effect
		1	Sets the corresponding bit in FAL_TRIG

### 5.10 Clear Falling Edge Interrupt Register (CLR\_FAL\_TRIG)

The GPIO falling trigger register (FAL\_TRIG) configures the edge detection logic to trigger GPIO interrupts and EDMA events on the falling edge of GPIO signals. Setting a bit to 1 in FAL\_TRIG causes the corresponding GPIO interrupt and EDMA event (GPINTn) to be generated on the falling edge of GPn. FAL\_TRIG is not directly accessible by the CPU; it must be configured using the GPIO set falling trigger and clear falling trigger registers.

The GPIO clear falling trigger register (CLR\_FAL\_TRIG) is shown in [Figure 12](#) and described in [Table 12](#). Writing a 1 to a bit of CLR\_FAL\_TRIG clears the corresponding bit in FAL\_TRIG. Writing a 0 has no effect. Reading CLR\_FAL\_TRIG returns the value in FAL\_TRIG.

**Figure 12. Clear Rising Edge Interrupt Register (CLR\_RIS\_TRIG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 12. Clear Rising Edge Interrupt Register (CLR\_RIS\_TRIG) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
15-0	CLRFALn	0	Writing a 1 disables falling edge detection for the corresponding GPn pin. Reading this register returns the state of the FAL_TRIG register.
		0	No effect
		1	Clears the corresponding bit in FAL_TRIG

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2009, Texas Instruments Incorporated