

TIDA-00255-bq76940, TI Design


This test report describes results for TI Design using the bq76940EVM with 15-series lithium-ion cells. The bq76940EVM board schematic and layout are designed to allow easy access to signals for evaluation. Adjustments to the circuit and layout will be needed when using the design for other purposes. The gauge IC on the board is reserved for future use, it is disconnected for these tests and is not covered in this test report. Additional circuitry will be needed when implementing this circuit subsystem in to a complete product.

For this testing the board is operated with the gauge IC connection removed at J14 and communication is provided to the AFE using an EV2300 interface module connected at J8. Pull-up resistors jumpers for the I2C lines are installed at J6 and J7. Control comes from the operator of a PC using the bq76940/bq76930/bq76920 Evaluation Software. The board includes a resistive cell simulator selected with S3 and S4. The cell simulator is used where appropriate with external test equipment to provide clear demonstration of the operation. The cell simulator is a test convenience on the evaluation board and should not be considered part of a system design. It would normally be provided in a test fixture when desired. Inclusion of a cell simulator on a system board will cause discharge of the system cells.

Different boards and test setups have been used for the various tests in this report.

Communication

The AFE on the board communicates through an I2C compatible interface. The part will ACK its address as shown in the following figure. The 7 bit address 0x08 of the datasheet shows as 0x10 on the bus with the write command.



Measurement

A substantial function of the circuit is to collect cell voltage and system temperature and current data. The associated spreadsheet appended at the end of this report shows a log of this data with an overcurrent event and change of the board temperature. Measurement accuracy for the part is shown in the bq76940 datasheet.

Example measurement accuracy


The following tables show a comparison of the reported cell voltage vs the applied cell voltage. See the datasheet for allowed variation of the ICs.

	Voltage Cell 1	Voltage Cell 2	Voltage Cell 3	Voltage Cell 4	Voltage Cell 5	Voltage Cell 6	Voltage Cell 7	Voltage Cell 8
reported	3.203	3.195	3.211	3.207	3.201	3.191	3.197	3.2
meter	3.202	3.194	3.211	3.207	3.201	3.192	3.197	3.2
mV difference	1	1	0	0	0	-1	0	0

	Voltage Cell 9	Voltage Cell 10	Voltage Cell 11	Voltage Cell 12	Voltage Cell 13	Voltage Cell 14	Voltage Cell 15
reported	3.209	3.197	3.197	3.21	3.204	3.201	3.191
meter	3.209	3.197	3.2	3.21	3.206	3.203	3.193
mV difference	0	0	-3	0	-2	-2	-2

Cell balancing

Cell balancing operates by pulling the VCn pins which monitor a cell voltage together as shown in the following figure. Balancing operates for a time and then releases to allow measurement of the cells. The input filter will take some time to respond to the application and release of this voltage.



The EVM uses large input filter capacitors C_c . These allow observation of a voltage effect due to settling of the voltage during the measurement with cell balancing operating. The induced error decreases with the number of the cell in the group. Where this is objectionable, the designer should modify the design to use smaller C_c filter capacitors.

	Voltage Cell 1	Voltage Cell 2	Voltage Cell 3	Voltage Cell 4	Voltage Cell 5	Cell Balance 1	Cell Balance 2	Cell Balance 3
bal on	4.077	3.993	4.009	4.01	3.995	0x02	0x02	0x02
bal off	4.068	3.994	4.008	4.01	3.994	0x00	0x00	0x00
mV difference	9	-1	1	0	1			

	Voltage Cell 6	Voltage Cell 7	Voltage Cell 8	Voltage Cell 9	Voltage Cell 10	Cell Balance 1	Cell Balance 2	Cell Balance 3
bal on	4.05	3.979	4.053	4.001	4.069	0x02	0x02	0x02
bal off	4.041	3.983	4.052	4.001	4.069	0x00	0x00	0x00
mV difference	9	-4	1	0	0			

	Voltage Cell 11	Voltage Cell 12	Voltage Cell 13	Voltage Cell 14	Voltage Cell 15	Cell Balance 1	Cell Balance 2	Cell Balance 3
bal on	4.076	4.037	3.984	4.085	3.989	0x02	0x02	0x02
bal off	4.067	4.036	3.983	4.085	3.988	0x00	0x00	0x00
mV difference	9	1	1	0	1			

The 3 cell groups in the bq76940 operate independently for cell balancing. This design uses the same connection to the cells for both monitoring and cell balance current. Common resistance in the path to the shared cell connection will show a voltage error on adjacent cell groups as the non-balancing group measures the addition or subtraction of the balance current x the path resistance to the cell value. This table shows this effect on cell 11 when cell 10 is balanced. Return the cell balance current as close as possible to the cells to avoid this condition.


	Voltage Cell 10	Voltage Cell 11	Voltage Cell 12	Voltage Cell 13	Voltage Cell 14	Voltage Cell 15	Cell Balance 2	Cell Balance 3
bal on	4.069	4.071	4.034	3.983	4.084	3.988	0x10	0x00
Bal off	4.069	4.066	4.034	3.983	4.084	3.988	0x00	0x00
mV difference	0	5	0	0	0	0		

Protection

The board supports the protection functions of the bq76940.

Undervoltage


Undervoltage protection results in the turn off of the DSG signal which stops discharge current flow. An UV_TRIP register value of 0x97 results in a UV threshold of 0x1970. The devices used in this test has an offset of 45 mV and a gain of 0.377 mV/bit. The threshold for UV is $45\text{mV} + (0\text{x}1970 \times .377\text{mV}) = \sim 2500\text{mV}$. Cell 14 is stepped from 3 to 2V across that threshold. The following figure and table shows that following the under voltage delay (set at 4 s for this test) DSG goes low and current stops. CHG remains on and its voltage rises as PACK- pulls the pin up.



250 ms samples	Coulomb Counter	Battery Voltage	Voltage Cell 13	Voltage Cell 14	Voltage Cell 15	System Status	System Control2	Protection 3	UV_TRIP
-1	-0.00496	47.859	3.192	3	3.219	0x80	0x43	0x40	0x97
0	-0.00496	48.384	3.263	3	3.219	0x80	0x43	0x40	0x97
1	-0.00497	47.871	3.263	2.016	3.29	0x80	0x43	0x40	0x97
2	-0.00495	47.871	3.263	2.016	3.29	0x80	0x43	0x40	0x97
3	-0.00496	47.869	3.263	2.016	3.29	0x80	0x43	0x40	0x97
4	-0.00496	47.871	3.263	2.016	3.29	0x80	0x43	0x40	0x97
5	-0.00496	47.871	3.263	2.016	3.29	0x80	0x43	0x40	0x97
6	-0.00495	47.872	3.263	2.016	3.29	0x80	0x43	0x40	0x97
7	-0.00497	47.871	3.263	2.016	3.29	0x80	0x43	0x40	0x97
8	-0.00496	47.871	3.263	2.016	3.291	0x80	0x43	0x40	0x97
9	-0.00496	47.872	3.263	2.016	3.29	0x80	0x43	0x40	0x97
10	-0.00496	47.872	3.263	2.015	3.29	0x80	0x43	0x40	0x97
11	-0.00496	47.871	3.263	2.016	3.29	0x80	0x43	0x40	0x97
12	-0.00496	47.872	3.263	2.016	3.29	0x80	0x43	0x40	0x97
13	-0.00496	47.871	3.263	2.016	3.291	0x80	0x43	0x40	0x97
14	-0.00496	47.871	3.263	2.016	3.291	0x80	0x43	0x40	0x97
15	-0.00496	47.872	3.263	2.016	3.291	0x80	0x43	0x40	0x97
16	-0.00097	48.005	3.27	2.016	3.302	0x88	0x41	0x40	0x97
17	0.00001	48.028	3.274	2.016	3.302	0x88	0x41	0x40	0x97
18	0	48.028	3.274	2.016	3.302	0x88	0x41	0x40	0x97
19	0	48.026	3.274	2.016	3.302	0x88	0x41	0x40	0x97

Overvoltage


Overvoltage protection results in the turn off of the CHG signal which stops discharge current flow. A 3.8V protection threshold is desired for the test of this part having an offset of 45 mV and gain of 0.377 mV/bit. Calculating the threshold value: $(3800 \text{ mV} - 45 \text{ mV}) / 0.377 \text{ mV} = \sim 0x26E8$. The OV_TRIP register 0x09 is set to 0x6E. In this test example, cell 12 is stepped from 3V to 4V across the threshold. The following figure shows that following the over voltage delay (set at 1 s for this test) CHG goes low and current stops. DSG remains high.



250 ms samples	Coulomb Counter	Battery Voltage	Voltage Cell 11	Voltage Cell 12	Voltage Cell 13	System Status	System Control2	Protection 3	OV_TRIP
-1	0.001	48.056	3.203	3.002	3.244	0x80	0x43	0x00	0x6E
0	0.001	47.696	3.203	3.002	3.244	0x80	0x43	0x00	0x6E
1	0.001	48.26	3.133	3.99	3.244	0x80	0x43	0x00	0x6E
2	0.001	48.058	3.133	3.99	3.174	0x80	0x43	0x00	0x6E
3	0.001	48.058	3.133	3.99	3.174	0x80	0x43	0x00	0x6E
4	0.001	48.034	3.133	3.99	3.174	0x84	0x42	0x00	0x6E
5	0.00022	47.978	3.127	3.99	3.169	0x84	0x42	0x00	0x6E
6	0	47.978	3.127	3.99	3.169	0x84	0x42	0x00	0x6E


Overcurrent in discharge

Overcurrent in discharge protection response turns off the DSG output and discharge FET on the board. The following figure shows an example response with register 0x07 set to 0x32 (OCD_D = 80 ms, OCD_T = 14 mV or ~14A for the board).




Short circuit in discharge

Short circuit in discharge protection can be a fast response to a current just over the threshold or a response to a short of the battery pack. A battery pack short is shown in the following figure. The system designer should be sure the circuit design and short circuit delay settings keep the bq76940 power supply voltages above the V_{SHUT} level in all conditions.




Secondary protector fault detection

The design does not include a secondary protector. The device ALERT pin is available on a test point for connection to an external circuit. ALERT is a bi-directional pin and is set by the coulomb counter completion. When ALERT is periodically cleared it provides an input for the application of an external signal through a diode to trigger the fault protection. Both DSG and CHG are turned off



Board temperature rise

The bq76940EVM board is intended for operation up to 15A at room temperature (~ 25°C). The board surface area is used to dissipate heat from the FETs, sense resistor and the high current traces. The user should provide adequate heat sinking and air flow for their evaluation. When using the design as a reference for a system the designer should consider thermal management in their design.



Bq76940 Log File

Application Version 0.1.0.7

File Created: 6/6/2014 12:25:28 PM

Example measurement data for TI Designs TIDA-00255

- Change voltage
- Apply current & remove
- Apply current for OC
- Heat IC for temperature voltage change

ADC Correction Read from device.

ADC Gain Correction 377 uV/LSB

ADC Offset Correction -45 mV

Sample Number	Time	Coulomb Counter	Battery Voltage	Voltage Cell 1	Voltage Cell 2	Voltage Cell 3	Voltage Cell 4	Voltage Cell 5	Temp Sensor 1	Voltage Cell 6	Voltage Cell 7	Voltage Cell 8	Voltage Cell 9	Voltage Cell 10	Temp Sensor 2	Voltage Cell 11	Voltage Cell 12	Voltage Cell 13	Voltage Cell 14	Voltage Cell 15	Temp Sensor 3	System Status	Cell Balance 1	Cell Balance 2	Cell Balance 3	System Control 1	System Control 2	Protection 1	Protection 2	Protection 3	OV_TRIP	UV_TRIP	CC_CFG
1	12:25:28 PM	-0.00001	45.071	3.002	2.997	3.011	3.014	3.002	1.201	2.995	3.001	3.004	3.013	3	1.201	3.003	2.999	3.027	3.008	2.997	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
2	12:25:29 PM	-0.00001	45.072	3.001	2.997	3.011	3.014	3.002	1.201	2.995	3.001	3.004	3.013	3	1.201	3.003	2.999	3.027	3.008	2.998	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
3	12:25:29 PM	0	45.072	3.001	2.997	3.011	3.014	3.002	1.201	2.995	3.001	3.004	3.013	3	1.201	3.003	2.999	3.027	3.008	2.998	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
4	12:25:30 PM	0	45.071	3.001	2.997	3.011	3.014	3.002	1.201	2.995	3	3.004	3.013	3	1.201	3.002	2.998	3.027	3.008	2.998	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
5	12:25:30 PM	0	45.072	3.002	2.997	3.011	3.014	3.002	1.201	2.995	3.001	3.004	3.013	3	1.201	3.003	2.998	3.027	3.008	2.998	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
6	12:25:31 PM	0	45.071	3.002	2.996	3.011	3.014	3.002	1.201	2.995	3	3.004	3.013	3	1.201	3.003	2.998	3.027	3.008	2.998	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
7	12:25:31 PM	0	45.071	3.003	2.997	3.011	3.013	3.002	1.201	2.995	3	3.004	3.013	3	1.201	3.002	2.998	3.027	3.008	2.998	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
8	12:25:32 PM	-0.00001	45.068	3.003	2.996	3.011	3.013	3.002	1.201	2.995	3	3.004	3.013	3	1.201	3.002	2.997	3.027	3.008	2.997	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
9	12:25:32 PM	-0.00001	45.069	3.003	2.996	3.011	3.013	3.002	1.201	2.995	3	3.004	3.013	3	1.201	3.002	2.998	3.027	3.008	2.997	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
10	12:25:33 PM	-0.00001	45.069	3.003	2.997	3.011	3.012	3.002	1.202	2.995	3.001	3.004	3.013	3	1.201	3.003	2.998	3.027	3.008	2.997	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
11	12:25:33 PM	-0.00001	45.069	3.003	2.997	3.011	3.012	3.002	1.202	2.995	3.001	3.004	3.013	3	1.201	3.003	2.998	3.027	3.008	2.997	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
12	12:25:34 PM	0	45.069	3.003	2.996	3.011	3.013	3.002	1.202	2.995	3.001	3.004	3.013	3	1.201	3.003	2.998	3.027	3.008	2.997	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
13	12:25:34 PM	0	45.069	3.003	2.996	3.011	3.012	3.002	1.202	2.995	3	3.004	3.013	3	1.201	3.003	2.997	3.027	3.008	2.997	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
14	12:25:35 PM	0	45.069	3.003	2.997	3.012	3.012	3.002	1.202	2.995	3.001	3.004	3.013	3	1.201	3.003	2.998	3.027	3.008	2.997	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
15	12:25:35 PM	-0.00001	45.069	3.003	2.996	3.012	3.012	3.002	1.202	2.995	3.001	3.004	3.013	3	1.201	3.003	2.998	3.027	3.008	2.997	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
16	12:25:36 PM	0	45.068	3.002	2.996	3.012	3.012	3.002	1.202	2.995	3.001	3.003	3.013	3	1.201	3.003	2.998	3.027	3.008	2.997	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
17	12:25:36 PM	0	44.095	2.732	2.996	3.012	2.892	2.783	1.202	2.995	3	3.003	2.876	2.773	1.201	3.003	2.998	3.027	3.008	2.997	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
18	12:25:37 PM	0	40.124	2.673	2.669	2.68	2.677	2.671	1.202	2.669	2.672	2.674	2.682	2.671	1.201	2.678	2.67	2.695	2.678	2.668	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
19	12:25:38 PM	0.00001	40.109	2.672	2.667	2.679	2.676	2.67	1.202	2.666	2.67	2.673	2.682	2.67	1.201	2.674	2.669	2.693	2.678	2.667	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
20	12:25:38 PM	0.00001	40.108	2.672	2.667	2.679	2.676	2.67	1.202	2.666	2.67	2.673	2.681	2.67	1.201	2.673	2.669	2.693	2.678	2.667	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
21	12:25:38 PM	0.00001	40.108	2.672	2.667	2.68	2.676	2.67	1.202	2.666	2.671	2.673	2.681	2.67	1.201	2.673	2.669	2.693	2.678	2.667	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
22	12:25:39 PM	0	40.108	2.672	2.667	2.679	2.676	2.67	1.202	2.667	2.67	2.673	2.682	2.67	1.201	2.673	2.669	2.693	2.678	2.667	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
23	12:25:40 PM	0	40.108	2.672	2.667	2.679	2.676	2.671	1.202	2.666	2.671	2.673	2.682	2.67	1.201	2.673	2.669	2.693	2.677	2.667	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
24	12:25:40 PM	0	40.109	2.672	2.667	2.679	2.676	2.671	1.202	2.666	2.671	2.673	2.682	2.67	1.201	2.673	2.669	2.693	2.677	2.668	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
25	12:25:41 PM	0	40.109	2.672	2.667	2.679	2.676	2.672	1.202	2.666	2.671	2.673	2.682	2.67	1.201	2.673	2.67	2.693	2.676	2.667	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
26	12:25:41 PM	-0.00001	40.109	2.672	2.667	2.679	2.677	2.671	1.202	2.666	2.671	2.673	2.681	2.67	1.201	2.673	2.67	2.693	2.677	2.668	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
27	12:25:42 PM	0.00001	40.108	2.672	2.667	2.679	2.676	2.672	1.202	2.666	2.671	2.673	2.682	2.67	1.201	2.673	2.669	2.693	2.676	2.668	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
28	12:25:42 PM	0	40.109	2.672	2.667	2.679	2.676	2.672	1.202	2.666	2.671	2.673	2.681	2.67	1.201	2.673	2.669	2.693	2.676	2.668	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
29	12:25:43 PM	-0.00143	40.061	2.662	2.657	2.679	2.667	2.662	1.202	2.666	2.671	2.674	2.682	2.661	1.201	2.664	2.669	2.693	2.677	2.669	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
30	12:25:43 PM	-0.00496	39.956	2.662	2.657	2.669	2.667	2.662	1.202	2.666	2.661	2.664	2.671	2.661	1.201	2.664	2.658	2.682	2.667	2.659	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
31	12:25:44 PM	-0.00497	39.958	2.662	2.657	2.669	2.667	2.662	1.202	2.667	2.661	2.664	2.671	2.661	1.201	2.664	2.658	2.683	2.667	2.658	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
32	12:25:44 PM	-0.00497	39.956	2.662	2.657	2.669	2.667	2.662	1.202	2.667	2.661	2.664	2.671	2.661	1.201	2.664	2.658	2.683	2.667	2.658	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
33	12:25:45 PM	-0.00496	39.956	2.662	2.658	2.669	2.667	2.662	1.202	2.667	2.661	2.664	2.672	2.661	1.201	2.664	2.658	2.683	2.667	2.658	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
34	12:25:45 PM	-0.00497	39.956	2.662	2.658	2.669	2.667	2.662	1.202	2.667	2.661	2.664	2.671	2.661	1.201	2.664	2.659	2.683	2.667	2.658	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
35	12:25:46 PM	-0.00496	39.956	2.662	2.658	2.669	2.667	2.662	1.202	2.667	2.661	2.664	2.671	2.661	1.201	2.664	2.658	2.684	2.667	2.657	1.204	0x80	0x00	0x00	0x00	0x10	0x43	0x00	0x72	0x00	0x4C	0x97	0x19
36</																																	

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.