TI Designs: TIDA-00527 **RS-485 Power Over Bus**

TEXAS INSTRUMENTS

TI Designs

TI Designs are analog solutions created by TI's analog experts. Verified Designs offer theory, component selection, simulation, complete PCB schematic and layout, bill of materials and measured performance of useful circuits.

Design Resources

<u>SN65HVD75</u> <u>SN65HVD82</u> <u>SLLA336</u> Product Folder Product Folder Application Report



Block Diagram



Design Features

- Power over Bus evaluation
- Quick and easy tests of different bus power filters
- Configurable modules for master or slave application
- DC blocking bus capacitors
- Onboard receiver / transmitter enable / disable pull-up / pull-down resistors

Featured Applications

- Elevators
- Industrial robots

Board Image



An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information. WEBENCH is a registered trademark of Texas Instruments



1 Design Overview

Many industrial communications networks require the distribution of both power and data lines between master and remote (slave) nodes. As the distance between nodes increases, the cost of cabling tends to increase as well. Combining power and data communication onto a common pair of wires reduces the overall number of wires connecting each node, and can provide significant system cost savings. It also can help when installing new systems into applications with an existing cable infrastructure that were designed for data-only or power-only distribution.

This reference design uses a bias-tee structure in order to combine power and data. High-frequency data (in this case from an RS-485 transceiver) is connected to the distribution line through a series capacitor, which allows data to pass through while protecting the transceiver from large DC potentials on the bus. A power supply is connected to the line through an inductor, which allows for DC power to be distributed through the line and filtered out on the other end.

Note that this technique requires that the data signals being transmitted do not have content at DC or at very low frequencies. The series capacitance will form a single-pole high-pass filter with the shunt termination resistances at each end of the bus, and the lowest signal frequency should be higher than the filter cut-off. Manchester encoding is a common way to eliminate the DC portions of a data signal, although other encoding schemes (like 8b/10b) could be used as well.

2 Schematic

The schematic for the Power-over-Bus reference design is shown below.



Figure 1. Power-over-Bus schematic



www.ti.com

The jumpers at the left side of the schematic allow for connectivity to the host-side interface of the transceiver (i.e., the R, /RE, DE, and D pins). At the far right side, JMP1 is used to connect to the bus. Power can be inserted into the differential bus through the P3 and P4 banana jacks. Two 5x2 headers allow for testing with various different inductances in the bias-T. The bias-T capacitor is fixed at 10 uF, although this can be modified by the end user in order to test at different operating rates or with different encoding/modulation schemes. It is possible to independently power the transceiver using the P1 and P2 banana jacks.

Note that the same schematic can be used as either a master node (sending power) or a slave node (receiving power).

3 Test Waveforms

The following waveforms were recorded using the SN65HVD78 3.3-V RS-485 transceiver and a distributed DC power supply of 3.3 V.



Figure 2. Differential signal at RS-485 transceiver output



www.ti.com



Figure 3. Differential signal on bus (with 3.3-V DC supply)



Figure 4. Differential signal at remote receiver input (after bias-tee)



www.ti.com



Figure 5. Remote receiver output signal

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated