TI Designs Single-Chip, Loop-Powered 4- to 20-mA RTD Sensor Transmitter

Texas Instruments

TI Designs

This reference design is a single-chip solution for a two-wire, 4- to 20-mA loop-powered system including a four-wire RTD analog front end. The built-in processor enables the use of compensation algorithms, which increases the system performance. The design is ideally suited for applications with space constraints and operates at high ambient temperatures with a low power performance.

Design Resources

<u>TIDA-00851</u> <u>PGA900</u> PGA900EVM

A

Tool Folder Containing Design Files Product Folder Tool Folder






Design Features

- Single-Chip Solution
- Four-Wire RTD Sensors (PT100)
- Loop-Powered 4- to 20-mA Current Interface
- Current Consumption: 1.7 mA
- Ambient Temperature: -40°C to 150°C
- Designed to Meet Following Specifications:
 - IEC 61000-4-2
 - IEC 61000-4-4
 - IEC 61000-4-5

Featured Applications

- Sensors and Field Transmitters
- Factory Automation and Process Control
- Building Automation





An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

1 Key System Specifications

PARAMETER	SPECIFICATIONS AND FEATURES
Sensor type	Four-wire PT100 probe
Temperature range of RTD sensor	–200°C to 850°C
Output signal	Two-wire, 4- to 20-mA current loop
Power supply voltage range	10 V to 36 V
Current consumption	< 3 mA
Reverse polarity protection	Yes, on power input
Operating temperature	-40°C to +150°C
Form factor	4-cm diameter circular shape

Table 1. Key System Specifications



2 System Description

The objective of this reference design is to realize a low-power, single-chip, two-wire, loop-powered, 4- to 20-mA current-output, resistance-temperature detecting (RTD) transmitter. The design focuses on a four-wire PT100 implementation for the analog front end (AFE) and a 4- to 20-mA loop-powered interface with a flexible loop supply voltage. A single device handles the analog front end, temperature calculation, appropriate loop current setting, and power supply. Additional protection circuitry has been used to protect against reverse polarity and has been designed to meet IEC 61000-4 standards.

3 Block Diagram




Figure 1. TIDA-00851 Block Diagram

4 Highlighted Products

4.1 PGA900

Description

The PGA900 is a signal conditioner for resistive sensing applications. The device can accommodate various sensing element types. The PGA900 conditions its input signals by amplification and digitization through two analog front-end channels. With the user programmed software in the on-chip ARM® Cortex®-M0 processor, the PGA900 can perform linearization, temperature compensation, and other user-defined compensation algorithms. The conditioned signal can be output as ratiometric voltage, absolute voltage, 4- to 20-mA current loop, or pulse width modulation (PWM). The data and configuration registers can also be accessed through serial peripheral interface (SPI), I²C, universal asynchronous receiver/transmitter (UART), and two general purpose input/output (GPIO) ports. In addition, the unique one-wire interface (OWI) allows communication and configuration through the power supply pin without using additional lines. The PGA900 operating voltage is from 3.3 V to 30 V and it can operate in temperatures from –40°C to 150°C.

Features

- High-accuracy, low-noise, low-power, smallsize, resistive-sensing signal conditioner
- User-programmable temperature and nonlinearity compensation
- On-chip ARM® Cortex®-M0 microprocessor allows users to develop and implement calibration software
- One-wire interface enables the communication through power supply pin without using additional lines
- On-chip power management accepts wide power supply voltage from 3.3 V to 30 V
- Operating temperature range: -40°C to 150°C
- Memory

4

- 8-KB software memory
- 128-byte EEPROM
- 1-KB data SRAM
- Accommodates sensor sensitivities from 1 mV/V to 135 mV/V

- Two individual analog front end (AFE) chains, each including:
 - Low-noise programmable gain amplifier (PGA)
 - 24-bit $\Delta \Sigma$ analog-to-digital converter (ADC)
- Built-in internal temperature sensor with option to use external temperature sensor
- 14-bit digital-to-analog converter (DAC) with PGA
- Output options:
 - Ratiometric and absolute voltage output
 - 4- to 20-mA current loop interface
 - One-wire interface (OWI) over power line
 - PWM output
 - SPI
 - Inter-integrated circuit (l²C)
- Depletion MOSFET gate driver
- Diagnostic functions




Figure 2. PGA900 Block Diagram

Copyright © 2016, Texas Instruments Incorporated



(1)

(2)

(3)

(4)

5

5 System Design Theory

The main component in this design is the PGA900. This design only uses the so-called "T channel" (from the two available signal chains) to minimize the current consumption allowed by switching off the "P channel".

5.1 RTD Front End

Figure 3 shows a schematic of the front end. The PT100 sensor can be connected to J1. Port VINTP provides a constant current (I_{TEMP}) from the PGA900. The device is able to provide different levels of current. In this design, the constant current has been set to $I_{TEMP} = 100 \ \mu$ A. Ports VEXTP and VEXTN are the actual inputs to the PGA900 T channel. R4 is a reference resistor, which can be used to bring the common-mode input of the programmable gain amplifier (PGA) to its compliance voltage range (see Equation 1).

 $V_{CM} = R4 \times I_{TEMP} = 4.99 \ k\Omega \times 100 \ \mu A = 0.499 \ V$

A PT100 sensor covers a temperature range from -200° C to 850°C, which corresponds to 18.52 Ω to 390.481 Ω according to the Callendar-Van-Dusen equation [1].

Equation 2 and Equation 3 show that a constant current of I_{TEMP} = 100 µA results in a voltage span of: $V_{PT100 MIN} = R_{PT100 MIN} \times I_{TEMP} = 18.52 \text{ k}\Omega \times 100 \text{ µA} = 1.852 \text{ V}$

 $V_{\text{PT100} \text{ MAX}} = R_{\text{PT100} \text{ MAX}} \times I_{\text{TEMP}} = 390.481 \ \Omega \times 100 \ \mu\text{A} = 39.0481 \ \text{mV}$

The input stage basically has a common-mode voltage of approximately 0.5 V, on which the PT100 voltage changes by a maximum of approximately 40 mV.

The T channel of the PGA900 has fewer gain settings for the built-in PGA as compared to the P channel. For the application in this design, choose the maximum gain setting of the T channel: Gain = 20 V/V.

This setting results in the following maximum ADC input voltage in Equation 4: V_{IN} ADC = 40 mV \times 20 V/V = 800 mV

In the standard configuration, R12 is not populated (DNP). PGA900 uses its internal reference voltage of 2.5 V. In this case, the voltage generated by R4 × I_{TEMP} does not provide the ADC reference, thus the calculation of PT100 is not in relation to R4. The calculation of the PT100 value depends on the actual value of I_{TEMP} , as Equation 5 shows:

$$R_{PT100} = \frac{V_{PT100}}{I_{TEMP}} = \frac{ADC_{CODE} / 2^{BIT - 1} \times V_{REF} / Gain}{I_{TEMP}} = \frac{ADC_{CODE}}{2^{23}} \times \frac{2.5 \text{ V}}{20 \text{ V/V} \times 100 \text{ }\mu\text{A}}$$
(5)

Measure the actual current I_{TEMP} with an external digital multimeter (DMM) for better accuracy. Because the PGA900 has a second channel, the voltage drop across R4 can also be measured. If using the second channel, R4 should be a precise resistor with low drift over temperature.




Figure 3. PT100 Front End

Single-Chip, Loop-Powered 4- to 20-mA RTD Sensor Transmitter

System Design Theory

5.2 Current Loop (4 mA to 20 mA)

The PGA900 also has a DAC output, which sets the current in the loop. The temperature range of the RTD from -200°C to 850°C is mapped to a current range from 4 mA to 20 mA in a linear fashion.

Consult the PGA900 as 4- to 20-mA Current Loop Transmitter application report for a detailed description on how the 4- to 20-mA current loop works with the PGA900 [2].

The loop current can be calculated as shown in Equation 6:

$$I_{LOOP} = 1001 \times \frac{1.25 \text{ V}}{40 \text{ k}\Omega} \times \frac{DAC_{CODE}}{0x3FFF}$$

MCU Calculations 5.3

Several methods exist to calculate the corresponding temperature. This design uses a look-up table to derive the equivalent temperature. Making the calculation requires knowing the absolute value of V_{REF} = 2.5 V, as well as the constant current I_{TEMP}. Use either the nominal values of these variables, or for more precise results, measure them. The software then maps the minimum temperature to the DAC code representing 4 mA and the maximum temperature value is mapped to 20 mA.

The build in this MCU can utilize additional features, such as offset and gain compensation or correction algorithms.

5.4 Protection

6

5.4.1 Protection for IEC61000-4


The input overvoltage protection of this design protects all blocks and components of the transmitter that can be considered to have a direct connection to the loop. Figure 4 shows a schematic of the input protection.

The nominal maximum input voltage expected is provided either by dedicated modules of the programmable logic controller (PLC) or by a separate (DIN-rail) power supply. Possible overvoltage events are mainly transients and overvoltage pulses, which can be caused by the following events:

- Supply voltage overshoot during power up of the power supply
- The presence of coupling and crosstalk between the loop cable and adjacent cables with large voltage or current transients on these adjacent cables
- Surge, burst, or electrostatic discharge (ESD) pulses leading to differential mode voltages (such pulses are used, for example, in EMC compliance testing during the approval procedure of the complete transmitter)

Out of these transients, the most critical pulse (according to the EN 61000-4-5 standard) is the 8/20-us surge pulse, coupled through a total resistance of 42 Ω and through a coupling capacitor of 0.5 μ F differentially into the loop input. This power design has been created with the intention of handling this critical surge pulse.

A bidirectional transient-voltage-suppression (TVS) diode (D6) and a ceramic capacitor (C8) are used to clamp any overvoltage transient on the loop input terminal J2 to a safe voltage level that is independent of the transient voltages polarity. This overvoltage clamping provides a safe voltage level to the bipolar junction transistor (BJT) controlled by the 4- to 20-mA DAC inside the transmitter electronics.







www.ti.com

(6)

5.4.2 TVS Diode Selection D6

To choose the appropriate TVS diode for this design, be sure to satisfy the following requirements:

- 1. The TVS standoff voltage V_{RM}, which is the voltage where the TVS does not conduct, must be higher than the maximum nominal loop-input voltage to prevent the TVS from conducting during normal operation. The "does not conduct" condition can be considered to be fulfilled for most projects and applications if the leakage current I_{RM} of the TVS at the given V_{RM} is less than 100 µA. However, the leakage current inside the protection block is not recognized by the DAC current loop control, but adds to the loop current experienced by the loop receiver, which causes an error. To bypass this error, this design targets a leakage current much less than 3 µA. Because the leakage currents usually grow with increased temperature, the I_{RM} specification of the TVS must be given not only at the maximum nominal loop-input voltage, but also at the maximum operating temperature of the design.
- 2. The TVS peak current and peak pulse power specifications must be higher than the surge current and pulse power under the design-specific conditions. Most of the TVS diode manufacturers specify the device with respect to a 10/1000-µs double-exponential test pulse; however, the pulse used for surge test according to EN 61000-4-5 is an 8/20-µs pulse. Ideally, TVS manufacturers provide the specification for this shorter pulse, as well. If the specification has not been provided, the 'peak pulse power versus pulse time' graph must be used, which shows how the peak pulse power of the TVS is affected by shorter or longer pulse durations. For shorter pulse widths, the TVS can withstand a higher-peak pulse power. Locate the peak-pulse power versus pulse time graph in the respective TVS diode datasheet.
- 3. When the TVS conducts and becomes low impedance to clamp the voltage at a safe level, the TVS clamping voltage (V_{CL}) at the specific peak pulse current (I_{PP}) and the V_{CL} at the maximum operating temperature of the design must be lower than the maximum recommended operating voltage of the circuits connected to that voltage.

The TVS selected for this design is an SM6T39CA, which fulfils the following three requirements:

- 1. I_{RM} (max): 1 µA at V_{RM} = 33.3 V at 85°C I_{RM} (max): 0.2 µA at V_{RM} = 33.3 V at 25°C
- 2. The data sheet specifications for the 8/20-µs pulse are as follows: I^{PP} (max): 57 A P_{PP} (max): 4 kW Both parameters are much higher than the application specific values: I_{PP} : approximately 22.6 A
- 3. V_{CL} (max at 100°C) is approximately 55 V

5.4.3 Selection of Input Capacitor C8

To bypass the higher-frequency transient voltages caused by burst or ESD, a 10-nF ceramic X7R capacitor was selected. With the 100-V DC voltage rating of the capacitor, the device matches the clamping voltage of the TVS with plenty of margin.

5.4.4 Reverse Input Protection

The reverse input voltage protection enables a transmitter to withstand operation at reverse input voltage conditions on the loop input (J2). Examples of such conditions are as follows:

- Interchange of the two wires at the loop input terminals because of miswiring (interchange can last continuously)
- Negative differential-mode surge pulses (can occur because of lightning events or during testing by applying the negative 1-kV surge pulse, according to the EN 61000-4-5 standard)

The positive and negative input terminals are protected separately by protection diodes. Schottky diodes are preferred because of their low forward voltage (VF). The huge, high-temperature reverse currents (IRs) of the Schottky diodes (hundreds of μ A at > 85°C) are of no concern if the diodes are forward biased.



System Design Theory

www.ti.com

One-way rectifiers, or half-wave rectifiers, can provide sufficient protection. One example is a circuit consisting of the diodes D3 and D5 (Figure 4) that does not contain diodes D7 and D4. The disadvantage of half-wave rectifiers is that the rectifier diodes must withstand the sum of the rectifier output voltage (usually stored in the bypass capacitor on the input of the following block or blocks), plus the absolute value of an applied negative voltage. Using this design as an example, the sum of 33 V plus 60 V is close to 100 V.

In the case of using separate diodes for the positive and negative loop-input terminals, this voltage can divide equally. In real cases, this equal splitting cannot be guaranteed because of the wide spread of reverse currents between the two diodes, especially when Schottky diodes are used at high temperatures.

Another disadvantage of the half-wave rectifier configuration is the missing current, which normally keeps the blocks following the protection circuit alive during any negative input-voltage events. Therefore, a better solution is a full-wave rectifier configuration, which provides a perfect voltage clamp across the rectifier diodes to the absolute value of the input voltage. The full-wave rectifier configuration also ensures a continuous current delivery to the following blocks, even during reverse input-voltage events.

Nevertheless, if the rectifier bridge has been built using only Schottky diodes, the hundreds of μ A of reverse current (IR) of these diodes add to the 1- μ A IR of the TVS diode (D6). Therefore, the total error on the loop current measured by the loop receiver is no longer acceptable.

By using the mix of Schottky diodes and silicon diodes (Figure 4), the advantages of both diode types can be preserved. The two forward-biased Schottky diodes D3 and D5 cause a total worst-case FV drop of only 880 mV at 3.3 mA and -40°C. The two silicon diodes D7 and D4 prevent D3 and D5 from being stressed with more than 60 V during miswiring events or negative-differential surge pulses. D7 and D4 are reverse biased, but add only 1 μ A of additional reverse current IR at 85°C on the 1- μ A IR of the TVS diode and the resulting 2- μ A IR is within the design limit of 3 μ A.

Even when the loop input voltage has been applied in reverse direction on J2, the output of the protection circuitry provides a voltage with the correct polarity to the following blocks. In this situation, the silicon diodes D7 and D4 are now forward-biased; however, the total FV drop of those two diodes is now in the worst-case situation (almost 1.9 V), which is more than twice the total drop caused by the Schottky diodes (almost 900 mV total). The two Schottky diodes D3 and D5 are reverse-biased and as a whole contribute an additional 500- μ A reverse current to the total leakage current of the protection circuitry.

The transmitter continues to work even with reverse loop-input voltage polarity; however, the transmitter is no longer capable of matching the accuracy specification of the transmitter. Nevertheless, one clear advantage is that the transmitter electronics do not lose power during negative transient events. This advantage means that the transmitter returns back to the full, typical performance after the transient without any time delay that a required restart of the transmitter internal electronics requires.



6 Getting Started Hardware

6.1 Board Description

Refer to Figure 5 for the corresponding description of the TIDA-00851 PCB.




Figure 5. PCB Overview

- *RTD connector J1*: At this four-pin 2.54-mm raster pin header, the user can connect an external RTD. This design uses a PT100 simulator (Time Electronics Type 1049).
- PGA900: This is the main device. See details in Section 4.1.
- *XDS200 connector J4*: The XDS200 programmer can be connected at this connector. With the provided adapter, the programmer can be connected directly to J4.

J4 PIN	DESCRIPTION
1	AVDD (through 10-k Ω resistor)
2	SWDIO
3	GND
4	SWDCLK
5	GND
6, 7, 8, and 10	NC
9	GND

Getting Started Hardware

www.ti.com

• SPI/PC connector J5: The design also has additional interfaces on a dedicated connector for test and debugging purposes. Such connectors can be very useful in examples such as using the design in combination with the PGA900EVM to use it with the existing graphical user interface (GUI).

J5 PIN	DESCRIPTION
1	SCK
2	SDA
3	CSN
4	MOSI
5	AVDD
6	MISO
7	DVDD
8	SCL
9	GND
10	GND

Table 2. J5 Description

- *Protection*: The protection circuitry (in addition to three components on the bottom layer) protects against reverse polarity and surge events.
- 4- to 20-mA loop connector J2: At this two-pin, 2.54-mm raster pin header, the user can connect the current loop to provide the supply voltage.
- Depletion FET: This FET is required to operate the design at > 30 V from the loop. If this feature is not
 required, bypass the field-effect transistor (FET) by placing a jumper on J3. The PGA900 requires
 reprogramming in this situation because the GATE drive is no longer required.
- *BJT*: This is the transistor for driving the 4 mA to 20 mA of the current loop.

The PCB has additional test points to make all available signals of the PGA900 available to the user.

6.2 Required Hardware

The following equipment is required for testing the design:

- TIDA-00851 TI Design
- Digital multimeter (DMM): 61/2-DMM is sufficient; 81/2-DMM is even better
- Power supply (24 V)
- PT100 simulator (or precision resistors within a PT100 resistor range)
- XDS200 debugger
- UART-to-USB cable (here: FTDI TTL-232R-3V3)
- PC

6.3 Stand-alone Setup

Figure 6 shows the TIDA-00851 setup, which the following steps briefly outline:

- 1. Connect the PT100 simulator (or precision resistor) to J1.
- 2. Connect the XDS200 debugger to J4 and to the user PC.
- 3. Connect the UART-to-USB cable to J5 and to the user PC.
- 4. Connect a power supply to J2 with an ammeter in series to measure the loop current.




Figure 6. TIDA-00851 Setup

Refer to Section 7 Getting Started Firmware for details on loading the firmware into the PGA900 device.

When the design is up and running, the user can observe a loop current change when changing the PT100 value.

6.4 EVM Setup

The TIDA-00851 TI Design can also be used in combination with the existing PGA900EVM and its GUI. With this approach, configuring the PGA900 building blocks like ADC and DAC without using the M0 processor is easy. Because the GUI of the EVM also enables control through Python, automated testing of the different building blocks is easy.

Getting Started Hardware



Getting Started Hardware

6.4.1 Hardware Setup

The EVM setup requires additional hardware to the hardware listed in Section 6.2:

- PGA900EVM
- USB2ANY board
- No longer requires the XDS200 debugger
- No longer requires the UART-to-USB cable

To connect the PGA900EVM with the TIDA-00851 board, remove the PGA900 device from the socket on the EVM.

Follow the settings in Table 3 for a proper hardware setup.

TIDA-00851	PGA900EVM (HREL017 REV.A)	EVM DESCRIPTION
J2 – PIN1	TP20	VDD ⁽¹⁾
J2 – PIN2	TP42	FBP
J5 – PIN2	TP15	SDA
J5 – PIN3	TP13	CSN
J5 – PIN8	TP16	SCL
х	J1, J2, J3, J4, J5, J7, J9, J10, J13, J24, J25, J26, J27, J28, J30	SHORTED
Х	J6, J8, J11, J12, J15, J16	OPEN
Х	J14	SHORT PINs 2-3
Х	J19	SHORT PINs 1-2

Table 3. Hardware Setting of TIDA-00851 and PGA90EVM

⁽¹⁾ Indicates to place an anmeter in series to measure the loop current.

6.4.2 PGA900 GUI

After following the hardware instructions and installing the PGA900EVM GUI (<u>http://www.ti.com/tool/PGA900EVM</u>), launch the software.

Figure 7 through Figure 11 show the first GUI screen and the following steps for setting up the GUI, which Table 4 describes in further detail.

GUI BUTTON	DESCRIPTION	REFERENCE
Microcontroller \rightarrow Digital interface	Enable the digital interface to control the device.	Figure 8
l ² C	Activate the I ² C interface for the communication.	Figure 8
Gain and ADC	Choose gain and ADC selection.	Figure 9
Enable VREF buffer	Enable the internal buffer for the reference voltage.	Figure 9
Analog power	Power up the analog power.	Figure 9
ADC_CFG_1	Enable the ADC.	Figure 9
TEMP_MUX_CTRL	Choose the T channel MUX settings.	Figure 9
TSEM_N	Put the measurement into differential measurement.	Figure 9
TEST_MUX_T_EN	Set the Test MUX to the ADC.	Figure 9
TADC_EN	Enable the TADC.	Figure 9
TADC_EN_24BIT	Set to 24-bit mode.	Figure 9
READ ADC	Read ADC data.	Figure 9
DAC & PWM settings	Select the DAC&PWM settings.	Figure 10
DAC_ENABLE	Enable DAC.	Figure 10
TEST_MUX_DAC_EN	Set the Test MUX to the DAC.	Figure 10
CURRENT AMP	Choose the current output and activate 4-20mA.	Figure 10

Table 4. PGA900EVM GUI Settings

12 Single-Chip, Loop-Powered 4- to 20-mA RTD Sensor Transmitter

GUI BUTTON	DESCRIPTION	REFERENCE
DAC REG0	Set the DAC REG0 register to 0x0000 and write the data. The current consumption should decrease. The user can now change the loop current by writing different values to the DAC Register at this location.	Figure 10
ADC Capture	Choose selection ADC Capture.	Figure 11
Mode	Select between Voltage or ADC code to be shown in the graph.	Figure 11
Register	Select between PADC or TADC data to be shown.	Figure 11
Bits	Select between 16 bit or 24 bit.	Figure 11
T_GAIN	Select the gain settings of the channel.	Figure 11
Start/Stop	Start/Stop capturing data from the ADC (max 1024 is buffered).	Figure 11
TADC (graph)	With a right-click on the icon the user can pick the EXPORT function to store the captured data in a file.	Figure 11

Table 4. PGA900EVM GUI Settings (continued)

lection		I2C OWI OWIA	ctivation Mod	e Thro	ugh Pulse	. US	B2ANY D	isconn	ected		
High Level Configuration	^ 🦅	19 🗔 👼 🔛 🖻							ι	Update Mode Immediate	•
Interface Settings	Rogic	ter Map							ield View		
Or Bridge Ctrl & Status	Regis	Register Name	Addrose	DevAddr	BaseAddr	Default	Value				
Gain & ADC Gain & ADC C		CSR	Address	DevAddr	BaseAddr	Delault	value	<u> </u>			
ADC Capture	=		0x02	0x02	0x40000500	0x00	0x00				
DAC & PWM Settings		RAMBIST_CONTROL		0x02 0x02		0x00 0x00		= T			
EEPROM, DEVRAM & OTP		RAMBIST_STATUS	0x03		0x40000500		0x00	-			
♦ MUX		CLK_CTRL_STATUS	0x04	0x02	0x40000500	0x00	0x00				
Low Level Configuration		DIG_IF_CTRL	0x06	0x02	0x40000500	0x47	0x47	-			
		OWI_ERROR_STATUS_LO	0x08	0x02	0x40000500	0x00	0x00	-			
		OWI_ERROR_STATUS_HI	0x09	0x02	0x40000500	0x00	0x00				
		OWI_INTERRUPT	0x0A	0x02	0x40000500	0x00	0x00				
		OWI_INTERRUPT_ENABLE	0x0B	0x02	0x40000500	0x00	0x00	-			
		OTP_PROG_DATA1	0x10	0x02	0x40000500	0x00	0x00				
		OTP_PROG_DATA2	0x11	0x02	0x40000500	0x00	0x00				
		OTP_PROG_DATA3	0x12	0x02	0x40000500	0x00	0x00	-			
		OTP_PROG_DATA4	0x13	0x02	0x40000500	0x00	0x00				
		OTP_PROG_ADDR1	0x14	0x02	0x40000500	0x00	0x00				
		OTP_PROG_ADDR2	0x15	0x02	0x40000500	0x00	0x00	-			
		OTP_PROG_CTRL_STAT	0x16	0x02	0x40000500	0x00	0x00				
		OTP_PAGE_ADDR	0x18	0x02	0x40000500	0x00	0x00				
		DATARAM_PAGE_ADDR	0x19	0x02	0x40000500	0x00	0x00				
		DEVRAM_PAGE_ADDR	0x1A	0x02	0x40000500	0x00	0x00	-			
		WDOG_CTRL_STAT	0x1C	0x02	0x40000500	0x00	0x00				
		WDOG TRIG	0x1D	0x02	0x40000500	0x01	0x01				
		PIN_MUX	0x1E	0x02	0x40000500	0x00	0x00				
		PADC_DATA1	0x20	0x02	0x40000500	0x00	0x00				
		PADC DATA2	0x21	0x02	0x40000500	0x00	0x00	-			
	4	PADC DATA2	1 0/21	0.02	0.40000500	0,00	0000	-			
	Regis	ter Description									

Figure 7. PGA900 GUI Step 1



Digital Interface SPI	DWI Ad	tivation Mode	Thro	ugh Pulse	US	B2ANY Dis	connected		
Selection	Image: Solution of the solut	Address 0x02 0x03 0x04 0x06	DevAddr 0x02 0x02 0x02 0x02 0x02	BaseAddr 0x40000500 0x40000500 0x40000500 0x40000500	Default 0x00 0x00 0x00 0x00 0x47	Value 0x00 0x00 0x00 0x00 0x47	Field View	de Immediate	
Low Level Configuration	OWLERROR_STATUS_LO OWLERROR_STATUS_HI OWLINTERRUPT OWLINTERRUPT OWLINTERRUPT_ENABLE OTP_PROG_DATA1 OTP_PROG_DATA2 OTP_PROG_DATA3 OTP_PROG_DATA4 OTP_PROG_ADDR1 OTP_PROG_ADDR1 OTP_PROG_ADDR1 OTP_PAGE_ADDR DATARAM_PAGE_ADDR DEVRAM_PAGE_ADDR WDOG_CTRL_STAT	0x08 0x09 0x0A 0x0B 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x18 0x19 0x1A 0x1C	0x02 0x02 0x02 0x02 0x02 0x02 0x02 0x02	0x40000500 0x40000500 0x40000500 0x40000500 0x40000500 0x40000500 0x40000500 0x40000500 0x40000500 0x40000500 0x40000500 0x40000500 0x40000500	0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x0	0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x0			
	WDOG_CTRLSTAT WDOG_TRG PIN_MUX PADC_DATA1 PADC_DATA2 < Register Description	0x1C 0x1D 0x1E 0x20 0x21	0x02 0x02 0x02 0x02 0x02 0x02	0x40000500 0x40000500 0x40000500 0x40000500 0x40000500	0x00 0x01 0x00 0x00 0x00	0x00 0x01 0x00 0x00 0x00			







Figure 9. PGA900 GUI Step 3



1 PGA900	
File Script Debug Help	
Digital Interface SPI IC OWI OWI Activation Mode Through Pulse 🗨 🗍 USB2ANY Disc	onnected
Selection High Level Configuration Chiterface Settings Gain & ADC ADC Copture ADC Capture Configuration Configuration Configuration DAC CONFIGURATION DAC REGISTERS DAC DATA DAC REGISTERS DAC LOOPBACK CONFIGURATION DAC LOOPBACK CONFIGURATION DAC LOOPBACK CONFIGURATION DAC LOOPBACK CONFIGURATION DAC LOOPBACK CONFIGURATION DAC LOOPBACK CONFIGURATION DAC LOOPBACK CONFIGURATION	PWM CONFIGURATION PWM_EN PWM_Disabled PWM_ON_TIME Y 0 X Write Read
PADC LoopBack Output Reg1 (MSB) Reg2 (MID) Reg3 (LSB) Voltage (V)	
Enable LoopBack to read LoopBack Output	
	hw connected 🛛 🖑 Texas Instrument






Figure 11. PGA900 GUI Step 5



Getting Started Firmware

7 Getting Started Firmware

To download the software files for this reference design, see the link at <u>http://www.ti.com/tool/TIDA-00851</u>.

7.1 Software Setup

For more information on the software setup, see the PGA900 Software Quick Start Guide (SLDU015).

7.2 RTD Demo Software

The software is based on the PGA900 generic firmware. For more information on the PGA900 generic firmware, see the *PGA900 Software User's Guide* (<u>SLDU013</u>).

The software code has been designed to implement a temperature-transmitter application to receive data from an RTD temperature probe and send out the temperature reading on a 4- to 20-mA signal. The software code also addresses system level calibration—both offset and gain—that can be implemented to improve ADC and DAC accuracy and also includes linear interpolation to address the nonlinearity of the RTD element.

The file *RTD_Lookuptable.xlsx* can be used to generate the RTD look-up table. The look-up table must be stored in the file *RTD_Math.c.*

In the file *RTD_Math.h*, the offset and gain calibration values can be adjusted for the ADC and the DAC. The following values are used for the calibration:

- DAC_OFFSET
- DAC_GAIN_CORRECTION
- ADC_OFFSET
- ADC_GAIN_CORRECTION

The software also implements the averaging of ADC results. The number of averaged samples can be adjusted with ADC_SAMPLES in the file *pga900_adc.h*.

If the UART_TESTING has been defined, the results are sent on the UART port.



8 Test Setup

The setup that Figure 12 shows has been used to test the design. The following equipment is required for testing the design:

- TIDA-00851 TI Design
- DMM: 61/2-DMM is sufficient; 81/2-DMM is even better
- Power supply (24 V)
- PT100 simulator (or precision resistors within a PT100 resistor range)
- XDS200 debugger
- UART-to-USB cable (here: FTDI TTL-232R-3V3)
- PC




Figure 12. Test Setup



8.1 PT100 Simulator

To specify the accuracy of the system, precise reference resistors are required. A PT100 simulator with fixed resistor values has been used for the testing, representing different temperatures. In Table 5, the first column represents the temperatures that the simulator can select. The second column represents the actual resistor values by measuring with an 8½-DMM. The third column shows the temperature values based on the measured resistor values.

PT100 SIMULATOR TEMPERATURE (°C)	MEASURED PT100 SIMULATOR RESISTOR (Ω)	PT100 SIMULATOR BASED ON MEASUREMENTS (°C)
-200	18.566	-199.894
-100	60.291	-99.9132
-50	80.33	-49.9403
0	100.0265	0.067805
50	119.401	50.01006
100	138.598	100.2439
200	175.869	200.0354
500	280.977	499.9985
800	375.7035	799.9983

Table 5. Values of PT100 Simulator

8.2 Current Loop

Because the TIDA-00851 consists of a loop-powered design, a 24-V power supply is connected in series with an ampere meter at J2.

8.3 Programming and Debugging

The XDS200 programmer is connected to J4 to program the PGA900 device. Additionally, the ADC codes can be read as well as the DAC registers that have been written for test purposes.




9 Test Data

9.1 Analog Front End

The analog front end has been tested by providing several precision resistor values at the input. The following figures show plots for the 1024 captures taken during testing.

Figure 13 is the histogram with shorted inputs.

Figure 14 through Figure 31 show the histograms for the different PT100 values at the input. Figure 32 through Figure 40 show the histograms with the corresponding temperature variation. The provided values are listed in Table 5. Two different histograms have been provided for each resistor value. The first plot shows the results without averaging and the second plot averages 64 values of the captured ADC codes. The averaging is performed in the M0 processor.



Test Data






Figure 16. PT100 Simulator: -100°C Without Averaging




Figure 18. PT100 Simulator: -50°C Without Averaging




Figure 20. PT100 Simulator: 0°C Without Averaging




Figure 17. PT100 Simulator: -100°C With Averaging (64×)




Figure 19. PT100 Simulator: -50°C With Averaging (64x)




Figure 21. PT100 Simulator: 0°C With Averaging (64x)








Figure 22. PT100 Simulator: 50°C Without Averaging




Figure 24. PT100 Simulator: 100°C Without Averaging




Figure 26. PT100 Simulator: 200°C Without Averaging




Figure 23. PT100 Simulator: 50°C With Averaging (64x)




Figure 25. PT100 Simulator: 100°C With Averaging (64×)





Figure 27. PT100 Simulator: 200°C With Averaging (64×)



2552400

2552500

2552600

2552700

 $\mathsf{ADC}_\mathsf{CODE}$

2552800

2552900

2553005

D019







Figure 28. PT100 Simulator: 500°C Without Averaging









www.ti.com



Mean: 2552607.478 STD: 110.8952








Ţexas


STRUMENTS













Texas Instruments











10 Design Files

10.1 Schematics

To download the schematics, see the design files at TIDA-00851.







Design Files

10.2 Bill of Materials

To download the bill of materials (BOM), see the design files at <u>TIDA-00851</u>.

Table 6. TIDA-00851 BOM

ITEM #	DESIGNATOR	QUANTITY	VALUE	PART #	MANUFACTURER	DESCRIPTION	PACKAGE REFERENCE
1	!PCB	1		TIDA-00851	Any	Printed Circuit Board	
2	C1, C2, C3, C6, C7	5	0.1uF	C1005X7R1H104K050BB	ТДК	CAP, CERM, 0.1 µF, 50 V, +/- 10%, X7R, 0402	0402
3	C4	1	1000pF	GRM155R61C102KA01D	MuRata	CAP, CERM, 1000 pF, 16 V, +/- 10%, X5R, 0402	0402
4	C5	1	0.01uF	500X14W103MV4T	Johanson Technology	CAP, CERM, 0.01 μF, 50 V, +/- 20%, X7R, 0603	0603
5	C8	1	0.01uF	C1608X7R2A103K	ТDК	CAP, CERM, 0.01 μF, 100 V, +/- 10%, X7R, 0603	0603
6	D3, D5	2	100V	BAT46WJ,115	NXP Semiconductor	Diode, Schottky, 100 V, 0.25 A, SOD-323F	SOD-323F
7	D4, D7	2	90V	CDSU101A	Comchip Technology	Diode, Switching, 90 V, 0.1 A, SOD-523F	SOD-523F
8	D6	1	39V	SM6T39CA	STMicroelectronics	Diode, TVS, Bi, 39 V, 600 W, SMB	SMB
9	J1	1		61300411121	Wurth Elektronik	Header, 2.54 mm, 4x1, Gold, TH	Header, 2.54mm, 4x1, TH
10	J2	1		61300211121	Wurth Elektronik	Header, 2.54 mm, 2x1, Gold, TH	Header, 2.54mm, 2x1, TH
11	J3	1		GRPB021VWVN-RC	Sullins Connector Solutions	Header, 50mil, 2x1, Gold, TH	2x1 Header
12	J4, J5	2		BB02-BS101-KA8-025B00	GradConn	Header, 1.27mm, 5x2, SMT	Header, 1.27mm, 5x2, SMT
13	L3, L4	2	600 ohm	MI1206K601R-10	Laird-Signal Integrity Products	Ferrite Bead, 600 ohm @ 100 MHz, 1.5 A, 1206	1206
14	Q1	1	80 V	BCP56-16	STMicroelectronics	Transistor, NPN, 80 V, 1 A, SOT-223	SOT-223
15	Q4	1	100V	BSS169H6327XTSA1	Infineon Technologies	MOSFET, N-CH, 100 V, 0.17 A, SOT-23	SOT-23
16	R1	1	150	CRCW0402150RFKED	Vishay-Dale	RES, 150, 1%, 0.063 W, 0402	0402
17	R2, R3	2	75k	CRCW040275K0JNED	Vishay-Dale	RES, 75 k, 5%, 0.063 W, 0402	0402
18	R4	1	4.99k	RG1608P-4991-B-T5	Susumu Co Ltd	RES, 4.99 k, 0.1%, 0.1 W, 0603	0603



Table 6. TIDA-00851 BOM (continued)

ITEM #	DESIGNATOR	QUANTITY	VALUE	PART #	MANUFACTURER	DESCRIPTION	PACKAGE REFERENCE
19	R5	1	10.0k	CRCW040210K0FKED	Vishay-Dale	RES, 10.0 k, 1%, 0.063 W, 0402	0402
20	TP1	1	Red	5000	Keystone	Test Point, Miniature, Red, TH	Red Miniature Testpoint
21	TP2	1	Black	5001	Keystone	Test Point, Miniature, Black, TH	Black Miniature Testpoint
22	U1	1		PGA900ARHHR	Texas Instruments	PRESSURE SENSOR SIGNAL CONDITIONER, RHH0036C	RHH0036C
23	FID1, FID2, FID3	0		N/A	N/A	Fiducial mark. There is nothing to buy or mount.	Fiducial
24	R6, R12	0	0	CRCW06030000Z0EA	Vishay-Dale	RES, 0, 5%, 0.1 W, 0603	0603



Design Files

10.3 Layout Prints

To download the layout prints, see the design files at TIDA-00851.

10.4 Altium Project

To download the Altium project files, see the design files at TIDA-00851.

10.5 Gerber Files

To download the Gerber files, see the design files at TIDA-00851.

10.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-00851.

11 Software Files

To download the software files, see the design files at TIDA-00851.

12 References

- 1. Wikipedia.org, *Callendar–Van Dusen equation*, Wikipedia Entry (https://en.wikipedia.org/wiki/Callendar–Van_Dusen_equation)
- 2. Texas Instruments, *PGA900 as a 4- to 20-mA Current Loop Transmitter*, Application Report (SLDA030)

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated