

# PMP15008 Test Report

Prepared by Robin Yu, Praveen GD, and Pradeep Shenoy

## Description:

This test report demonstrates the performance of a small size, 10 A voltage regulator designed for low voltage, point-of-load applications. The dc-dc converter uses the TPS54A20 integrated circuit switching at 2 MHz per phase and is designed for 1.2 V output. The total solution footprint is 135 mm<sup>2</sup> and the typical height is 1.25 mm. Over 90% peak efficiency is achieved at 9 V input with an external 5 V gate drive supply. Load regulation is within  $\pm 0.1\%$ . Output voltage deviation is within  $\pm 2\%$  of the output voltage when 5 A load steps with 1 A/ $\mu$ s slew rate are applied. Bode plot measurements show a closed loop crossover frequency of 330 kHz with 50 degrees of phase margin.

## 1. Efficiency and Power Loss

The efficiency vs. load current for 9V, 12V and 14V input voltage is shown below.  $V_{out}=1.2V$ . Measurements were taken at room temperature.




Figure 1 Efficiency with internal 5V VG+ supply




Figure 2 Efficiency with external 5V VG+ supply

Correspondingly, the power losses vs load current is shown below.




Figure 3 Power losses with internal 5V VG+ supply




Figure 4 Power losses with external 5V VG+ supply

## 2. Load Regulation

The load regulation of the output is shown in Figure 5. The output voltage variation is within  $\pm 1\text{mV}$ . The resulting load regulation is less than  $\pm 0.1\%$ .




Figure 5 Load regulation

## 3. Line Regulation

The line regulation of the output is shown in Figure 6.





Figure 6 Line regulation

## 4. Load Transient


The figures below show the response to load transients. The input voltage is set to 12V. With a 1 A/ $\mu$ s load current slew rate and 5 A load steps, the output voltage deviation is limited to about 25 mV (2% of  $V_{out}$ ).

Channel 2 (cyan):  $V_{out}$  (AC coupled), 20mV/div, Channel 3 (purple):  $I_{out}$ , 2A/div

Time: 10 $\mu$ s/div



**Figure 7 Output load transient (0A to 5A, 1A/ $\mu$ s slew rate)**




**Figure 8 Output load transient (2.5A to 7.5A, 1A/ $\mu$ s slew rate)**

## 5. Startup

The startup waveform is shown in the figure 9. The input voltage is ramped up and a 5A load is on the output of the converter.

Channel 1 (brown): Vout, 500mV/div, Channel 2 (blue): Vin, 5V/div

Time: (left figure) 40ms/div, (right figure) 100µs/div




**Figure 9 Startup with 5A load**

## 6. Shutdown

The shutdown waveform is shown in the figure 8. The input voltage is ramped down and a 5A load is on the output of the converter.

Channel 1 (brown): Vout, 500mV/div, Channel 2 (blue): Vin, 5V/div

Time: (left figure) 20ms/div, (right figure) 20µs/div




**Figure 10 Shutdown with 5A load**

## 7. Switching Waveforms

The figure 9 shows the switch node (SWA and SWB) waveforms at  $V_{in}=12V$  and  $V_{out}=5A$ .

Channel 2 (cyan): SWB (2V/div), Channel 4 (green): SWA (2V/div)

Time: 200ns/div



**Figure 11 Switching waveforms at 12Vin, 5A load**


## 8. Output and Input Voltage Ripple

The output ripple voltage is shown in the figure 12. The image was taken with a 5A load. There is less than 10 mV peak-to-peak ripple on  $V_{out}$ .

Channel 1 (brown):  $V_{out}$  (AC coupled), 10 mV/div

Channel 4 (green):  $I_{out}$ , 5A/div


Time: 200ns/div



**Figure 12 Output voltage ripple at 12Vin, 5A load**

The input ripple voltage is shown in the figure 13. The image was taken with a 5A load. There is approximately 200mV ripple peak-to-peak.

Channel 1 (brown): Vout (AC coupled), 100 mV/div  
 Time: 200ns/div




**Figure 13 Input voltage ripple at 12Vin, 5A load**



## 9. Series Capacitor Voltage (Differential)

The series capacitor voltage (differential, ac couple) is shown in figure 14. The image was taken with a 5A load. There is less than 300mV ripple peak-to-peak.

Channel 1 (brown): V<sub>cap</sub> (AC coupled), 100 mV/div, Channel 4 (green): I<sub>out</sub>, 5A/div  
Time: 200ns/div



**Figure 14 Series capacitor voltage ripple at 12Vin, 5A load**

## 10. Bode Plots

The closed loop bode plot is shown in figure 15 with a 5A load and in Fig. 16 with no load (0A). The feedback trace was cut on the back side of the board and a 10 Ohm signal injection resistor was inserted in order to take the measurement. As can be seen from the results, the converter has over 300 kHz cross over frequency with over 50 degrees of phase margin in both cases.




Figure 15 Bode plot measurement at 12Vin, 5A load




Figure 16 Bode plot measurement at 12Vin, 0A load

## 11. PMP15008 Board Photos




Figure 17 Top (left) and bottom (right) pictures of the board

## 12. Thermal Images

Thermal images are shown with 12 V input and 8A load in figure 18 and 19. The test is run at room temperature with no air flow and a 10 minute thermal soak period. The internal VG+ supply was used in Fig. 18 and an external 5V supply was used in Fig. 19. The temperature rise is less than 40 deg. C for both cases.





Figure 18 Thermal image with 12 V in, 8 A out with internal 5V VG+ supply



**Figure 19 Thermal image with 12 V in, 8 A out with external 5V VG+ supply**

## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Designer(s)") who are developing systems that incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.

TI's provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such reference designs or other items.

TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items.

Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment in designing Designer's systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance of its products (and of all TI products used in or for such Designer's products) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systems that include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TI's standard terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products. Additional terms may apply to the use or sale of other types of TI products and services.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2016, Texas Instruments Incorporated