

PMP15005 Test Results

Test Data

PMP15005



Table of Content

Circuit Description	3
Power Specification.....	3
Board Photo (with LM5160)	3
Thermal Image of the EVM at 14VIN & I _{PRI} =I _{SEC} =0.225A.....	4
Thermal Image of the EVM at 36VIN & I _{PRI} =I _{SEC} =0.225A.....	4
Efficiency Data.....	5
Load Regulation Data.....	6
Line Regulation Data	7
Start Up	8
Load Transients	9
V _{SEC} Load Step @ I _{PRI} =0-A.....	9
V _{SEC} Load Step @ I _{PRI} =150-mA.....	9
V _{PRI} Load Step @ I _{SEC} =0-A.....	10
V _{PRI} Load Step @ I _{SEC} =150-mA.....	10
SW Node and Output Voltage Ripple Waveforms.....	11
Short Circuit Test	11


Circuit Description

PMP15005 uses the LM5160 in a Fly-Buck topology with the primary and secondary output both set to 5V nominal. The circuit accommodates a voltage input range from 14V to 36V, ideal for the 24-V nominal input rail. While the primary side is set at 5.4V nominally, using the feedback resistors, the secondary isolated side sees 5V, based on Coilcraft's LPD8035V series coupled inductor set at a turns-ratio of 1:1. The maximum operating current on both the primary and secondary rails are set at 225mA each. The switching frequency is set at 300 kHz nominal.


Power Specification

V_{IN} Min.	14-V
V_{IN} Max.	36-V
V_{OUT,PRI}	5-V (±1%)
V_{OUT,SEC}	5-V (±10%)
I_{OUT,PRI}	0-A-0.225-A
I_{OUT,SEC}	0-A-0.225-A
Approximate Switching Frequency	≈300 KHz

Board Photo (with LM5160)




Thermal Image of the EVM at 14VIN & $I_{PRI}=I_{SEC}=0.225A$



The Marker 1 in the picture above represents the surface of the coupled inductor and the Marker 2 represents the IC. As seen in the picture the coupled inductor is the hottest part on the board during the operation.

Thermal Image of the EVM at 36VIN & $I_{PRI}=I_{SEC}=0.225A$



The Marker 1 in the picture above represents the surface of the coupled inductor and the Marker 2 represents the IC. As seen in the picture the coupled inductor is the hottest component on the board during the operation.

Efficiency Data




Figure 1. Efficiency with I_{PRI} set at 0A load and I_{SEC} increasing from 0.025A to 225mA




Figure 2. Efficiency with I_{SEC} set at 0A load and I_{PRI} increasing from 0.025A to 225mA




Figure 3. Efficiency with $I_{PRI} = I_{SEC} = \text{Load Current}$ increased from 0.025A to 0.225A on each rail




Figure 4. Efficiency with I_{PRI} set at 225mA load and I_{SEC} increasing from 0A to 225mA




Figure 5. Efficiency with I_{SEC} set at 225mA load and I_{PRI} increasing from 0A to 225mA

Load Regulation Data

Dotted line plots (- - -) show V_{PRI} and the solid line plots show V_{SEC} (unless specified otherwise).




Figure 6. Load Regulation with I_{PRI} set at 0A and I_{SEC} increasing from 0A to 225mA

Figure 7. Load Regulation with I_{SEC} set at 0A and I_{PRI} increasing from 0A to 225mA




Figure 8. Load Regulation with $I_{PRI} = I_{SEC} = \text{Load Current}$ increased from 0A to 0.225A on each rail




Figure 9. Load Regulation with I_{PRI} set at 225mA load and I_{SEC} increasing from 0A to 225mA

Figure 10. Load Regulation with I_{SEC} set at 225mA load and I_{PRI} increasing from 0A to 225mA

Line Regulation Data

Dotted line plots (- - -) = V_{PRI} and the solid line plots = V_{SEC} (unless specified).




Figure 11. Line Regulation with $I_{SEC} = I_{PRI}$ (Balanced Loads)




Figure 12. Line Regulation with $I_{SEC} \neq I_{PRI}$ (Unbalanced Loads; Unloaded one rail while fulling loading the other rail)

Start Up

Test condition: $V_{IN} = 24V$, both outputs set at No load (0mA on Primary and Secondary).

C1 (Yellow) – V_{IN}

C2 (Red) – I_{PRI} : Primary Coupled Inductor Winding Current

C3 (Blue) – V_{SEC} (5.45V)

C4 (Green) – V_{PRI} (5.48V)



Figure 13. Startup at No load

Test condition: $V_{IN} = 24V$, both outputs set at Full load (225mA on Primary and Secondary).

C1 (Yellow) – V_{IN}

C2 (Red) – I_{PRI} : Primary Coupled Inductor Winding Current

C3 (Blue) – V_{SEC} (5.1V)

C4 (Green) – V_{PRI} (5.48V)



Figure 14. Startup at Full load

Load Transients

V_{SEC} Load Step @ $I_{PRI} = 0\text{-A}$

Test condition: $V_{IN} = 24\text{V}$ with I_{PRI} set to 0A .

CH1 (Yellow) - I_{SEC} = load step from 150mA to 300mA with slew rate set to 500mA/us

CH3 (Blue) - V_{SEC} (AC coupled); $\Delta V_{SEC} = 210\text{mV}$ peak to peak

CH4 (Green) - V_{PRI} (AC coupled); $\Delta V_{PRI} = 25\text{mV}$ peak to peak




Figure 15. Secondary Side Load Transient at No load on Primary

V_{SEC} Load Step @ $I_{PRI} = 150\text{-mA}$

Test condition: $V_{IN} = 24\text{V}$ with I_{PRI} set to 150mA .

CH1 (Yellow) - I_{SEC} = load step from 150mA to 300mA with slew rate set to 500mA/us

CH3 (Blue) - V_{SEC} (AC coupled); $\Delta V_{SEC} = 208\text{mV}$ peak to peak

CH4 (Green) - V_{PRI} (AC coupled); $\Delta V_{PRI} = <25\text{mV}$ peak to peak




Figure 16. Secondary Side Load Transient at 150mA load on Primary

V_{PRI} Load Step @ $I_{SEC} = 0A$

Test condition: $V_{IN} = 24V$ with I_{SEC} set to $0A$

CH1 (Yellow) - $I_{PRI} = 100mA$ to $200mA$ with slew rate set to $500mA/us$

CH3 (Blue) - V_{SEC} (AC coupled); $\Delta V_{SEC} = 110mV$ peak to peak

CH4 (Green) - V_{PRI} (AC coupled); $\Delta V_{PRI} = 10mV$ peak to peak




Figure 17. Primary Side Load Transient at no load on Secondary

V_{PRI} Load Step @ $I_{SEC} = 150mA$

Test condition: $V_{IN} = 24V$ with I_{SEC} set to $150mA$

CH1 (Yellow) - $I_{PRI} = 100mA$ to $200mA$ with slew rate set to $500mA/us$

CH3 (Blue) - V_{SEC} (AC coupled); $\Delta V_{SEC} = 60mV$ peak to peak

CH4 (Green) - V_{PRI} (AC coupled); $\Delta V_{PRI} = <15mV$ peak to peak




Figure 18. Primary Side Load Transient at 150mA load on Secondary

SW Node and Output Voltage Ripple Waveforms

Test condition: $V_{IN} = 36V$, both outputs set to full load (225mA on Primary and on Secondary).

C1 (Yellow) - Switch node

C2 (Red) - I_{PRI} : Primary Coupled Inductor Winding Current

C3 (Blue) - V_{SEC} (DC coupled): $\Delta V_{SEC} < 100mV$ peak to peak

C4 (Green) - V_{PRI} (AC coupled): $\Delta V_{PRI} < 80mV$ peak to peak



Figure 19. Steady State at Full Load

Short Circuit Test

A short circuit on either output may result in failure to the LM5160. The saturation current rating of the coupled inductor used is lower than the typical current limit of the IC. Should a short circuit occur, this will result in saturation of the coupled inductor. For applications that require short circuit protection, it is strongly recommended that a coupled inductor with higher saturating currents above 2.5A, be used.

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Designer(s)") who are developing systems that incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.

TI's provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such reference designs or other items.

TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items.

Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment in designing Designer's systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance of its products (and of all TI products used in or for such Designer's products) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systems that include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TI's standard terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products. Additional terms may apply to the use or sale of other types of TI products and services.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated