**TIDA-01162**

**Reference Design for Integrated Versus Discrete, Low-Voltage Motor Drive Comparison**

### Description

TIDA-01162 demonstrates the key differences between an integrated versus discrete low-voltage motor drive solution. The discrete solution is implemented using two large external MOSFETs while the integrated solution utilizes TI's DRV8850 brushed-DC motor driver. Both designs are implemented on a single printed-circuit board (PCB) for a quick comparison of the two solutions.

### Resources

- **TIDA-01162** Design Folder
- **DRV8850** Product Folder
- **MSP430G2553** Product Folder
- **MSP-EXP430G2 LaunchPad™** Product Folder

### Features

- Lower Component Count
- Smaller Form Factor
- Solution More Economical
- Slew Rate Adjustment
- Protection
- Current Limiting

### Applications

- RC Helicopters and Cars
- Personal Care Devices
- Robotics
- High-Current Battery-Powered Devices

---

An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.
1 System Overview

1.1 System Description

TIDA-01162 is a comparison design that addresses how to drive unidirectional motors used in low-cost consumer drone applications. Common designs use discrete parts to drive these motors, such as MOSFETs, regulators, diodes, and other simple passive devices. This TI design reduces the component count by implementing a single, integrated motor driver, the DRV8850. The logic signals used for this design are supplied by an ultra-low-power microcontroller (MCU), MSP430G2553.

The pulse width modulation (PWM) signals generated by the TI MSP430™ MCU are used to control the internal gates of the low-side drivers of the DRV8850 and spin the unidirectional motors connected to this device. Using a potentiometer connected to the MSP430 device, the speed of the motors can be changed by adjusting the duty cycle of the PWM signals supplied to the motor driver. As the duty cycle increases, the speed of the motors increases proportionally.

1.2 Key System Specifications

Table 1. Key System Specifications

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SPECIFICATIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>Input voltage from battery</td>
</tr>
<tr>
<td>Current sensing</td>
<td>Using VPROPI feature</td>
</tr>
<tr>
<td>Slew rate and time delay</td>
<td>From 70 ns to 70 µs</td>
</tr>
<tr>
<td>Protection</td>
<td>Overcurrent, overvoltage lockout (OVLO), and undervoltage lockout (UVLO)</td>
</tr>
<tr>
<td>Microcontroller</td>
<td>MSP430G2553 programmed in circuit using a four-wire serial peripheral interface (SPI)</td>
</tr>
<tr>
<td>Driver</td>
<td>DRV8850 brushed-DC motor driver</td>
</tr>
</tbody>
</table>

1.3 Block Diagram

![System Block Diagram](image-url)
1.4  Highlighted Products

1.4.1  DRV8850 Device

The DRV8850 device provides a motor driver plus low-dropout (LDO) voltage regulator solution for consumer products, toys, and other low-voltage or battery-powered motion-control applications. The device has one H-bridge driver to drive a DC motor, a voice-coil actuator, a winding of a stepper motor, a solenoid, or other devices. The output driver block consists of N-channel power MOSFETs configured as an H-bridge to drive the load. An internal charge pump generates the required gate-drive voltages.

The DRV8850 device supplies up to 5 A of continuous output current (with proper PCB heat sinking) and up to 8-A peak current. The device operates on a supply voltage from 2 V to 5.5 V. Figure 2 shows the DRV8850 functional block diagram.

A LDO linear voltage regulator is integrated with the motor driver to supply power to MCUs or other circuits. The LDO voltage regulator can be active in device sleep mode so that the driver can be shut down without removing power to any devices powered by the LDO voltage regulator.

Internal shutdown functions provide overcurrent, short circuit, undervoltage, overvoltage, and overtemperature protection. In addition, the device also has built-in current sensing for accurate current measurement.

Features:

- H-bridge motor driver
  - Drives a DC motor, one winding of a stepper motor, or other loads
  - Low MOSFET ON-resistance: 65 mΩ HS + LS at 4.2 V, 25°C
- 5-A continuous 8-A peak-drive current
- Internal Current sensing with current sense output
- 2-V to 5.5-V operating supply voltage range
- Overvoltage lockout (OVLO) and undervoltage lockout (UVLO)
- Low-power sleep mode
- 100-mA isolated LDO voltage regulator
- 24-pin VQFN package
Figure 2. DRV8850 Functional Block Diagram

1.4.2 MSP430G2533

The TI MSP430 family of ultra-low-power MCUs consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful, 16-bit RISC central processing unit (CPU), 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally-controlled oscillator (DCO) allows wakeup from low-power modes to active mode in less than 1 µs.

The MSP430G2x13 and MSP430G2x53 series are ultra-low-power mixed-signal MCUs with built-in 16-bit timers, up to 24 input and output (I/O) capacitive-touch enabled pins, a versatile analog comparator, and built-in communication capability using the universal serial communication interface (USCI). In addition, the MSP430G2x53 family members have a 10-bit analog-to-digital converter (ADC). Figure 3 shows the MSP430G2x53 functional block diagram.

Features:
- Low supply-voltage range: 1.8 V to 3.6 V
- Ultra-low power consumption
  - Active mode: 230 µA at 1 MHz, 2.2 V
  - Standby mode: 0.5 µA
  - Off mode (RAM retention): 0.1 µA
- Five power-saving modes
- Ultra-fast wakeup from standby mode in less than 1 µs
- 16-bit RISC architecture, 62.5-ns instruction cycle time
• Basic clock module configurations
  – Internal frequencies up to 16 MHz with four calibrated frequency
  – Internal very-low-power low-frequency (LF) oscillator
  – 32-kHz crystal
  – External digital clock source
• Two 16-bit Timer_A with three capture and compare registers
• Up to 24 capacitive-touch enabled I/O pins
• Universal serial communication interface (USCI)
  – Enhanced universal asynchronous receiver and transmitter (UART) supporting auto baudrate detection (LIN)
  – IrDA encoder and decoder
  – Synchronous SPI
  – I²C
• On-chip comparator for analog signal compare function or slope analog-to-digital conversion
• 10-bit, 200-ksp ADC with internal reference, sample-and-hold, and autoscan
• Brownout detector
• Serial onboard programming, no external programming voltage required, programmable code protection by security fuse
• On-chip emulation logic with spy-bi-wire interface

Figure 3. MSP430G2x53 Functional Block Diagram
1.4.3 SN74LVC2G14 Dual Schmitt-Trigger Inverter

This dual Schmitt-trigger inverter is designed for 1.65-V to 5.5-V VCC operation.

NanoFree™ package technology is a major breakthrough in integrated circuit (IC) packaging concepts, using the die as the package.

The SN74LVC2G14 device contains two inverters and performs the Boolean function \( Y = A \). The device functions as two independent inverters, but because of Schmitt action, the device can have different input threshold levels for positive-going (\( VT^+ \)) and negative-going (\( VT^- \)) signals.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it has been powered down.

Features:
- Available in the TI NanoFree package
- Supports 5-V VCC operation
- Inputs accept voltages to 5.5 V
- Max \( t_{pd} \) of 5.4 ns at 3.3 V
- Low-power consumption, \( 10-\mu A \) maximum ICC
- \( \pm 24\)-mA output drive at 3.3 V
- Typical VOLP (output ground bounce) <0.8 V at VCC = 3.3 V, \( T_A = 25^\circ C \)
- Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, \( T_A = 25^\circ C \)
- Ioff supports live insertion, partial-power-down mode, and back-drive protection
- Support translation down (5 V to 3.3 V; 3.3 V to 1.8 V)
-Latch-up performance exceeds 100 mA per JESD 78, Class II
2 System Design Theory

The board created for this TI Design has two halves, as Figure 4 shows. The top part of the design is the discrete design, which includes 15 components.

In the discrete implementation, one side of the motor is connected to the power source VBAT; the other side is connected to the drain of the MOSFETs, as Figure 5 shows.
The speed of the motor is controlled by the PWM1 and PWM2 signals connected to the gates of the MOSFETs. A typical bipolar junction transistor (BJT) is placed from the gate to the ground to prevent damaging the MOSFETs. Additional software implementation is required; for example, when a fault exists, the MCU can send a high signal and active the BJT. The flyback diodes are placed for protection as well.

In the second implementation, the DRV8850 drives the motor through the internal MOSFETs as Figure 6 shows. The MSP430G2253 device provides the input signals to the IN1H/IN1L and IN2H/IN2L pins. These pins enable the high side and low side of the MOSFETs when enabled. With one side of the motor connected directed to the battery, the low-side MOSFET opens and closes according to the PWM signal. The speed of the motor can be adjusted through a potentiometer which is connected to the MCU. The output of the dual-inverter device serves as an input for enabling and disabling the high side and low side of the MOSFETs.

Reference Design for Integrated Versus Discrete, Low-Voltage Motor Drive Comparison

Copyright © 2017, Texas Instruments Incorporated
3 Getting Started Hardware and Software

3.1 Hardware

The board in Figure 7 shows the inputs and outputs of this design. The board can be powered with a battery range of 2 V to 5.5 V. JP1 is the input power for the discrete implementation, whereas JP5 is the input power for the DRV8850 side (see Figure 7). Note that each side requires its own voltage supply, which, although not practical on a design, has been implemented for comparing purpose. This configuration is the case for the entire design. Each half operates independently of the other.

The unidirectional motor connections are JP2 and JP3 for the discrete half and JP6 and JP7 for the DRV8850 board. One pin of these headers is connected directly to the supply voltage and the other to the drain of the low-side MOSFET.

![Figure 7. Input and Output Connections](image)

3.2 Power On—Status LED and Speed Control

When the power source is connected correctly the DRV8850 is ON and the MSP430G2553 is also ON and generating the PWM signals and the green light-emitting diode (LED) starts toggling ON and OFF. To increase or decrease the speed of the motor, the potentiometer requires adjustment. The potentiometer is connected to a general-purpose input/output (GPIO) of the MSP430G2553 device, which is set as an input pin, and the potentiometer adjusts the duty cycle of the PWM signals. The MCU can be programmed through spy-bi-wire protocol. Figure 8 shows an image of the board highlighting the speed control, LED status, and spy-bi-wire connectors.
3.3 Software

The firmware for this TI Design has been developed using TI Code Composer Studio™ (CCS) version 6.1.3. The code uploaded to the MSP430G2553 has been programmed through spy-bi-wire protocol (two-wire Joint Test Action Group (JTAG)). The code for both designs are essentially the same with the difference being that the DRV8850 design requires the nSLEEP pin to be enabled from the MCU to operate.

3.3.1 Code Description

This high-level description is implemented to drive both solutions. The code can be downloaded from the TIDA-01162 Design Folder.

1. The first step is to define the pins used in the MCU and then initialize global variables and function calls.
2. Next, enable the watchdog timer. This timer is set to about 30 ms and the clock (DCO) is set to run at 1 MHz.
3. Then configure all outputs from the MCU.
4. The last step is to configure the ADC to take the analog value from the potentiometer, which sets the duty cycle of the PWMs.
4 Testing and Results

This TI Design was tested under two conditions, no load and load, using a small propeller for load.

For the load case, the output voltage of the one of the motors was captured with a channel of the oscilloscope. Additionally, the current consumed for one motor was measured as well as the total current consumed for each system, discrete and DRV8850 implementation.

The board was also tested with two different input voltages 3.3 V and 5 V. Under these two voltages, the duty cycles were modified to acknowledge the current increase as the speed changes from 50% to about 95%.

4.1 Test Data

4.1.1 Propeller Load Start-Up Current

As Figure 9 and Figure 10 show, the start-up current for both designs are around 2.6 A at a 5-V supply and maximum duty cycle.

![Figure 9. 5-V Discrete Board](image9)

![Figure 10. 5-V DRV8850 Board](image10)
4.1.2 Propeller Load

Figure 11. 3.3-V Discrete Board—50% Duty Cycle

Figure 12. 3.3-V DRV8850 Board—50% Duty Cycle

Figure 13. 3.3-V Discrete Board—95% Duty Cycle

Figure 14. 3.3-V DRV8850 Board—95% Duty Cycle
As observed from the compiled test data, the results obtained from both designs (discrete and DRV8850 implemented) behave similarly under the same test conditions; therefore, the DRV8850 device serves as a worthy replacement for the discrete solution.
4.2 Thermal Images

Thermal images were captured at ambient temperature running the DC motors with the propeller as a load. The points on the captures show the low and max temperatures in °F.

The following thermal shots show the thermal difference between the two designs under the same conditions, which is 5 V at 95% of the duty cycle. Figure 19 shows that the thermal stress of the MOSFETs for the discrete solution is considerably noticeable. For the DRV8850 board, the heat is dissipated uniformly in the upper corner section 15º less from the discrete solution that Figure 20 shows.

![Figure 19. 5-V Discrete Board at 95% Duty Cycle](image1)

![Figure 20. 5-V DRV8850 Board at 95% Duty Cycle](image2)

4.3 Physical Differences

Table 2 shows the main physical differences between the two options. It also shows the costs of components using a single-unit build. Note that it is worthwhile to have a lesser component count to provide an advantage to designers when reducing board size, which also translates in fabrication and assembly savings.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>COMPONENT COUNT</th>
<th>PCB FOOTPRINT AREA</th>
<th>COMPONENT COST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Discrete solution</td>
<td>15</td>
<td>198.89 mm²</td>
<td>$1.56</td>
</tr>
<tr>
<td>DRV8850 implementation</td>
<td>10</td>
<td>129.89 mm²</td>
<td>$1.42</td>
</tr>
</tbody>
</table>

4.4 Performance

4.4.1 Current Sensing

The DRV8850 features the VPROPI pin, which is an output proportional to the current flowing in high-side field-effect transistors (FETs) of the H-bridge. This feature is not used in this design because only the low-side FETs have been used to validate the same functionality as the discrete solution. Designers can definitely drive their design using the high-side MOSFETs of the H-bridge and take advantage of this useful feature. For information on how to use the current sensing feature, refer to the Detailed Description section of the DRV8850 datasheet [1].
4.4.2 Slew-Rate Control, Time Delay, and Dead Time

The rise and fall times of the outputs can be adjusted by setting the value of a single external resistor connected from the SR pin to ground, where the value of a resistor can range from 0 Ω (pin connected directly to ground) to 2.4 MΩ, setting the rise and fall time from 70 ns to 70 μs, respectively.

The dead time can be also modified by the values of the resistors. These values change the dead time between turning off one of the H-bridge FETs and turning on the other. The dead time can be adjusted anywhere from 400 ns to 110 μs.

Additionally, a propagation time delay is also set by placing a resistor at the SR pin. This time serves as an input deglitcher. The input deglitcher prevents noise on the input pins from affecting the output state. Figure 21 shows an example of a low-side slow decay showing the relationship of slew rate, time delay, and dead time.

![Diagram showing slew rate, time delay, and dead time](image)

Figure 21. Example Graph—Low-Side Slow Decay

4.4.3 Thermal Shutdown

Another feature of the DRV8850 device is the thermal shutdown feature. If the die temperature exceeds the thermal shutdown temperature (t\text{TSD}) of about 160°C, then all the FETs in the H-bridge are disabled. These MOSFETs are automatically enabled when the temperature of the die has fallen below the thermal shutdown temperature minus the hysteresis temperature (approximately 110°C).

4.4.4 Protection

The DRV8850 device is protected against overcurrent, undervoltage, overvoltage, and overtemperature events.

4.4.4.1 Overcurrent Protection

For the overcurrent protection, an analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than 1 μs (t\text{OCP}), all MOSFETs in the H-bridge are disabled. After approximately 4 ms (t\text{RETRY}), the bridge attempts to reenable automatically.
4.4.4.2 Undervoltage Protection

For undervoltage, if at any time the voltage on the VCC pins falls to less than 1.95 V (the UVLO threshold voltage), all circuitry in the device is disabled and internal logic resets. Operation resumes when $V_{CC}$ rises to greater than the UVLO threshold. Under this condition, the device allows for a proper shutdown of devices powered by the internal 3.3-V LDO output of the DRV8850 device.

If at any time the voltage on the VCC pin resets to more than 5.6 V (the OVLO threshold), the output MOSFETs are disabled. The operation resumes when $V_{CC}$ falls below the $V_{OVLO}$.

Another nice feature of the DRV8850 is the SLEEP mode. The device can be in SLEEP mode and the internal LDO regulator can still supply power to another device, such as an MCU, which saves power consumption when the DRV8850 is inactive.
5 Design Files

5.1 Schematics
To download the schematics, see the design files at TIDA-01162.

5.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDA-01162.

5.3 PCB Layout Recommendations

5.3.1 Layout Prints
To download the layer plots, see the design files at TIDA-01162.

5.4 Altium Project
To download the Altium project files, see the design files at TIDA-01162.

5.5 Layout Guidelines
Figure 22 shows a few layout guidelines for this design. The complete layout can be downloaded from the design files at TIDA-01162.

Figure 22. Layout Recommendations
5.6 Gerber Files
To download the Gerber files, see the design files at TIDA-01162.

5.7 Assembly Drawings
To download the assembly drawings, see the design files at TIDA-01162.

6 Software Files
To download the software files, see the design files at TIDA-01162.

7 Related Documentation
1. Texas Instruments, DRV8850 Low-Voltage H-Bridge IC With LDO Voltage Regulator, DRV8850 Datasheet (SLVSCC0)
2. Texas Instruments, E2E Motor Drivers Forum, TI E2E Community Forum

7.1 Trademarks
LaunchPad, MSP430, NanoFree, Code Composer Studio are trademarks of Texas Instruments.

8 About the Author
NICHOLAS OBORNY is an Applications Engineer for Texas Instrument’s motor drive business, where he is responsible for supporting TI’s motor drive portfolio, developing evaluation tools, product demonstrations, motor drive training, and motor drive IC development. Nicholas has several years of experience with hardswitching power stages and brushless motor control system development. Nicholas graduated from Texas A&M University College Station with a Bachelor’s of Science in Computer Engineering.

LUIS RIVEROS-LUQUE is an Applications Engineer at Texas Instruments where he is currently part of the Applications Rotational Program. He supports a broad portfolio of motor drivers. Luis earned his Bachelors of Science degree in Electrical Engineering from Virginia Tech in Blacksburg VA.
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI's standard terms for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated