Design Guide: TIDA-00951

2-kW, 48- to 400-V, >93% Efficiency, Isolated Bidirectional DC/DC Converter Reference Design for UPS

Description

The TIDA-00951 design provides a reference solution for a 2-kW isolated bidirectional DC-DC converter capable of power transfer between a 400-V DC bus and a 12- to 14-cell Lithium battery pack for use in UPS, battery backup and power storage applications.

This TI Design works as a >93% efficient, current fed, active clamped boost converter with ZVS in the backup mode and voltage fed full-bridge battery charger with >93% efficiency in the charging mode. This TI Design has built-in protection for DC bus overcurrent and overvoltage and battery overcurrent.

Features

- Digitally Controlled Isolated Bidirectional DC-DC Converter
- Operates as Active Clamped Full Bridge Boost Converter With ZVS For All Low-Voltage Switches at High Loads
- Operates as Active Clamped Voltage Fed Buck Converter With Synchronous Rectification to Improve Efficiency When Charging Battery
- Wide Operating Range From 36- to 60-V Battery and 300- to 400-V DC Bus
- Cost Optimized Design Using 100-V FET on Low-Voltage Side, Eliminates Requirement for Paralleling Multiple FETs up to 2 kW
- Built-in Cold Start Procedure and Fast Mode Transfer (< 100 µs) From Battery Charger to Backup Power Supply
- Onboard Isolated Communication Interface for CAN, I2C, and RS-485

Applications

- Server PSUs and Telecom Rectifiers
- Uninterruptible Power Supplies (UPS)
- Battery Chargers
- Energy Storage Systems

Resources

- TIDA-00951 Design Folder
- SN6505B, CSD19536KCS Product Folder
- UCC27211A, UCC27517A Product Folder
- AMC1301, TMP300 Product Folder
- LM4041A12, TPS62160 Product Folder
- TLV1117, OPA376 Product Folder
- AMC1301, TIDA-01141, TIDA-01159 Design Folder

Ask our TI E2E™ support experts
1 System Description

Most backup power equipment such as DC inverters, home inverters, industrial DC-UPS, and energy storage banks require an exchange of power from the battery to the load and vice versa. Typical power-system distribution architecture with battery backup is shown in Figure 1-1:

Figure 1-1. Top-Level Architecture of Typical UPS System

During normal operation, the main DC bus is regulated between 300 and 400 V through the grid source of a building, factory, or house. Alternatively, the DC bus can be powered through a renewable energy source such as solar power generation or wind power generation, which is conditioned through a power conditioner to feed the DC bus. The battery acts as an energy storage unit, and it can be charged either through the grid or an external renewable energy source.

Conventionally, charging a battery through a DC bus and discharging the battery during power blackouts are implemented with two unidirectional converters, each processing the power in one direction. With a growing emphasis on compact and efficient power systems, there is increasing interest in using bidirectional converters, especially in DC inverters, home inverters, and energy storage banks. A bidirectional DC-DC converter, capable of bilateral power flow, provides the functionality of two unidirectional converters in a single converter unit.

The TIDA-00951 design is an isolated bidirectional DC-DC converter designed to exchange the power between a 300- to 400-V DC Bus and 48-V battery banks. The design has a full-bridge power stage on the high-voltage (HV) side, which is isolated from a current-fed full-bridge stage on the low-voltage (LV) side. During the presence of the DC bus (normal conditions), the design operates in buck mode and charges the battery with constant current until the battery voltage is in regulated limits. During blackouts, the design operates as the current-fed full-bridge converter to boost the power from a 48-V battery (36- to 60-V input) to the 380-V DC bus and supports the load with backup.

The transition or change over time from the charge to backup mode is very critical for ensuring continuity of power to the loads. The TIDA-00951 has transition time of less than 100 µs, which reduces the amount of bulk capacitance needed for the system to provide power during the transition time.

This TI Design operates at peak efficiency of 93% in buck mode (as charger) and 94% in boost mode (during discharge). The high discharge efficiency provides a high run time from the battery. Operating at a high switching frequency of 100 kHz, the design has a compact form factor of 185 mm × 170 mm for the power level of 2 kW.

The TIDA-00951 design is optimized for component count, cost, and performance. Various parameters of the design like regulation, efficiency, output ripple, transition time, startup, and switching stress across the devices were tested and documented in the following sections.
### 1.1 Key System Specifications

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>BACKUP SUPPLY MODE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>INPUT CONDITIONS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input battery voltage ($V_{BAT}$)</td>
<td>—</td>
<td>36</td>
<td>44.4</td>
<td>60</td>
<td>V</td>
</tr>
<tr>
<td>Input battery current ($I_{BAT_MAX}$)</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>60</td>
<td>A</td>
</tr>
<tr>
<td><strong>OUTPUT CONDITIONS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output bus voltage ($V_{BUS}$)</td>
<td>—</td>
<td>300</td>
<td>380.0</td>
<td>400</td>
<td>V</td>
</tr>
<tr>
<td>Output bus current ($I_{BUS_MAX}$)</td>
<td>$V_{BAT} &gt; 40 V$</td>
<td>—</td>
<td>—</td>
<td>5</td>
<td>A</td>
</tr>
<tr>
<td>Line regulation</td>
<td></td>
<td>—</td>
<td>—</td>
<td>1</td>
<td>%</td>
</tr>
<tr>
<td>Load regulation</td>
<td>10% to 100% load</td>
<td>—</td>
<td>—</td>
<td>1</td>
<td>%</td>
</tr>
<tr>
<td>Output voltage ripple</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>Input voltage ripple</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>Average efficiency</td>
<td>20% to 100%</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>Full load efficiency</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>%</td>
</tr>
<tr>
<td><strong>BATTERY CHARGER</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>INPUT CONDITIONS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input bus voltage ($V_{BUS}$)</td>
<td>—</td>
<td>300</td>
<td>380.0</td>
<td>400</td>
<td>V</td>
</tr>
<tr>
<td>Input bus current ($I_{BUS_MAX}$)</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>3.5</td>
<td>A</td>
</tr>
<tr>
<td><strong>OUTPUT CONDITIONS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output battery voltage ($V_{BAT}$)</td>
<td>—</td>
<td>36</td>
<td>44.4</td>
<td>60</td>
<td>V</td>
</tr>
<tr>
<td>Output battery current ($I_{BAT}$)</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>16</td>
<td>A</td>
</tr>
<tr>
<td><strong>SYSTEM SPECIFICATIONS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating ambient</td>
<td>—</td>
<td>−10</td>
<td>25</td>
<td>55</td>
<td>°C</td>
</tr>
<tr>
<td>Board size</td>
<td>Length × Width × Height</td>
<td>185 × 173 × 8</td>
<td>—</td>
<td>—</td>
<td>mm</td>
</tr>
</tbody>
</table>
2 System Overview

2.1 Block Diagram

Figure 2-1 shows the high-level block diagram of the TIDA-00951. The DC-DC converter is made of a current-fed full-bridge converter on the battery side and a full-bridge on the 380-V bus side. The control of the system is through the C2000™ present on the TIDA-01281 control card. The TIDA-01159 isolated gate driver card is used to drive the full bridge on the 380-V bus side. High-side inductor current sensing is performed using the TIDA-01141 board.

![Block Diagram of 2-kW Isolated Bidirectional DC-DC Converter](image)

2.2 Highlighted Products

This TIDA-0951 reference design features the following devices, which were selected based on their specifications. The key features of the highlighted products are mentioned in the following subsections. For more information on each of these devices, see their respective product folders at [http://www.TI.com](http://www.TI.com) or click on the links for the product folders in the Section Resources section.

2.2.1 CSD19536KCS

The CSD19536KCS is a 100-V NexFET™ MOSFET has a very low \( R_{DSON} \) of 2.3 mΩ with an ultra-low \( Q_g \) and \( Q_{gd} \) of 118 nC and 17 nC, respectively. In the TIDA-00951 design, five of these MOSFETs are used on the battery side or LV side to form the LV full bridge and the active clamp circuit. Because the LV FET is turned on at ZVS at high loads, the \( R_{DSON} \) parameter becomes important in determining the loss on the FET. The CSD19536KCS was chosen for its very low \( R_{DSON} \).

2.2.2 UCC27211A

The UCC27211A is a robust 120-V half-bridge gate driver capable of delivering up to a 4-A source and sink current for driving power MOSFETs. With very low pullup and pulldown resistances, this device reduces the transition time of the power MOSFET through the Miller region, which minimizes the switching loss on the MOSFET. The device is a robust half-bridge gate drive with input pins capable of tolerating up to a −10-V input voltage. This TI Design takes advantage of this device’s ability to minimize the switching loss on the power MOSFET on the LV side at turnoff to operate at a high switching frequency of 100 kHz per phase. Find more details on this driver from the device datasheet (SLUSBL4).
2.2.3 SN6505B
The SN6505B is a low-noise, low-EMI push-pull transformer driver, specifically designed for small form factor, isolated power supplies. It drives low-profile, center-tapped transformers from a 2.25- to 5-V DC power supply. Ultra-low noise and EMI are achieved by slew rate control of the output switch voltage and through spread spectrum clocking (SSC). The SN6505 consists of an oscillator followed by a gate drive circuit that provides the complementary output signals to drive ground referenced N-channel power switches. The device includes two 1-A Power-MOSFET switches to ensure start-up under heavy loads. The switching clock can also be provided externally for accurate placement of switcher harmonics or when operating with multiple transformer drivers. The internal protection features include a 1.7-A current limiting, undervoltage lockout, thermal shutdown, and break-before-make circuitry. The SN6505B includes a soft-start feature that prevents high inrush current during power up with large load capacitors.

2.2.4 OPA376
The OPA376 family of low-noise operational amplifiers (op amp) with e-trim offers outstanding DC precision and AC performance. The OPA376 is single op amp with rail-to-rail input and output, low offset (25 µV max), and an ability to operate with common-mode voltages up to 100 mV below the ground. Low noise (7.5 nV/√Hz), a quiescent current of 950 µA max, and a bandwidth of 5.5 MHz make this part a good fit for this TI Design. For the TIDA-00951, the OPA376 is used for low-side bidirectional current sensing, where low offset voltage and high gain bandwidth product are important in minimizing the current sense resistor value.

2.2.5 LM4041-N
The LM4041-N is a precision voltage reference, which gives a fixed 1.2-V reference voltage. The LM4041-N device’s advanced design eliminates the need for an external stabilizing capacitor while ensuring stability with any capacitive load, which makes the LM4041-N easy to use. Curvature correction in the band-gap reference temperature drift and low-dynamic impedance ensure stable reverse breakdown voltage accuracy over a wide range of operating temperatures and currents. The LM4041-N 1.2 is used to provide a precise reference offset voltage to the current sense amplification circuit (based on the OPA376) to enable bidirectional current sensing.

2.2.6 TIDA-01281
The TIDA-01281 is a TSM320F28033-based control and communications reference design. It acts as the control card for the TIDA-00951 design. The TMS320F28033 present on-board samples the various voltages and currents on the TIDA-00951 board and generates the control signals and PWM required for proper functioning of the TIDA-00951 design. Apart from this the board also contains isolate communication interface ICs for implementing isolated I2C, CAN and RS485 communication.

2.2.7 TIDA-01141
The TIDA-01141 is a bidirectional high-side current sensing card based on the INA240 current sense amplifier. The INA240 is a voltage output current sense amplifier with an enhanced PWM rejection feature. Capable of operating with a common-mode voltage from –4 to 80 V with a DC CMRR of 132 dB, this device is well suited for high-side current measurement in SMPS and motor control applications.

2.2.8 TIDA-01159
The TIDA-01159 is an isolated half-bridge gate drive card based on the UCC21520 and SN6505B. It is used on the TIDA-00951 to drive the isolated HV-side full-bridge power stage.
2.3 System Design Theory

The isolated bidirectional DC-DC converter has two major modes of operation. When it is working as a backup power supply, it operates as an active clamped current-fed boost converter transferring power from the battery to the 380-V DC bus. When operating as a battery charger, the DC-DC converter works as a buck converter transferring power from the 380-V DC bus to the battery.

Apart from the two major modes, there is an additional mode for the cold starting the system. This mode is used to start up the TIDA-00951 in case the HV DC bus is completely discharged before board start-up.

The working of the isolated bidirectional DC-DC converter design is detailed in the following sections.

2.3.1 Boost Mode

2.3.1.1 Topology Description

When working in boost mode, the system needs to boost an input voltage between 36 to 60 V to a 380-V DC output. There are multiple topologies that can be considered for this TI Design.

Broadly speaking, the possible topologies can be classified into voltage- or current-fed topologies have an input inductor, which is connected to the power stage. However, a voltage-fed converter connects the input filter capacitor to the power stage. The presence of this input inductor gives the following benefits:

- Boosted voltage reduces the stress in the transformer and better utilization
- Avoids flux imbalance issues in the power stage
- Lower stress on the input filter capacitors due to reduction in the current ripple due to the input inductor

The TIDA-00951 works as an active clamped current-fed full-bridge converter in boost mode. Although there are several advantages in using a current-fed converter, one primary disadvantage is the huge spike in the current-fed converter at MOSFET turnoff. This turnoff requires some form of snubbing using either an active or passive snubber.

In the TIDA-00951 design, an active clamp compromising of a capacitor and a MOSFET has been used to implement an active snubber. The advantage of this active clamp is that not only does it recover the leakage energy, but it also helps in achieving ZVS for the primary LV MOSFET at turnon, thereby reducing the switching losses.

In the TIDA-00951 design, an active clamp compromising of a capacitor and a MOSFET has been used to implement an active snubber. The advantage of this active clamp is that not only does it recover the leakage energy, but it also helps in achieving ZVS for the primary LV MOSFET at turnon, thereby reducing the switching losses.

When working as a battery charger, the TIDA-00951 works as a voltage-fed buck converter. It transfers power from the HV DC bus and charges the battery in constant-current/constant-voltage (CC/CV) mode with a current limit of 16 A.

The following two sections explain how the converter in the backup supply mode works.
2.3.1.2 Boost Mode Working: Active Clamp

The power stage of the TIDA-00951 is shown in Figure 2-2.

Figure 2-2. Power Stage of TIDA-00951

The switches Q1 to Q4 are the LV-side full-bridge MOSFET. The switches Q6 to Q9 form the HV-side full-bridge MOSFET. The capacitor $C_{\text{clamp}}$ and switch $Q_{\text{clamp}}$ form the active clamp.

When the system works as a current-fed full bridge, transferring power from the battery to the DC bus, the active clamp stores the additional leakage energy when the MOSFET Q1 to Q4 turnoff, thereby limiting the turnoff spike on the MOSFET. Additionally, by controlling the switching of the MOSFET Q5, the primary LV MOSFET can be turned on in or close to 0 V, thereby reducing the turnon switching losses.
The modality of implementing this scheme is shown in Figure 2-3.

Take the switch pair Q1 and Q3 as an example to describe the working of the active clamp. When the switch pair Q1 to Q3 turn off, the current through FETs before turnoff get transferred and start flowing into the clamp capacitor and the body diode of Q$_{\text{clamp}}$. Because the clamp current is flowing through the body diode of Q$_{\text{clamp}}$, it can be turned on after a short time (T$_{\text{delay}_1}$) in ZVS condition as shown in Figure 2-3.

Now, before the switch pair Q1 and Q3 is turned on again, the clamp FET Q$_{\text{clamp}}$ is turned off. Because the direction of the $I_{\text{clamp}}$ has reversed and it is now flowing through the channel of the Q$_{\text{clamp}}$, $I_{\text{clamp}}$ instantly comes to zero.

Because the current through the leakage inductor cannot change instantly, a portion of the current flowing through the FET Q$_{\text{clamp}}$ begins to flow through the body diode of FET Q1 and Q3. This begins to discharge the $C_{\text{oss}}$ of FETs Q1 and Q3 and causes ZVS to occur. After this, FETs Q1 and Q3 can be turned on under ZVS or close to ZVS condition, thereby reducing the turnon loss. The delay from the point of turnoff of the clamp FET Q$_{\text{clamp}}$ and turnon of Q1 and Q3 is marked as T$_{\text{delay}_2}$ in Figure 2-3.
2.3.1.3 Boost Mode Working: Cold Start

Figure 2-4 shows the LV-side full-bridge converter along with the start-up clamp circuit.

![Diagram of the LV-side full-bridge converter with start-up clamp circuit]

**Figure 2-4. Cold Start Clamp Circuit**

During the system start-up, if the HV DC bus is completely discharged, the TIDA-00951 starts up using an additional flyback winding present on the inductor L1. In this mode, the LV-side full bridge does not work as a current-fed converter but as a flyback converter. It works in this mode until the HV bus reaches 270-V DC and then the system switches over to working as a current-fed converter.

In Figure 2-4, the MOSFETs Q1, Q2, Q3, and Q4 form the LV-side full bridge. Q\text{clamp} and C\text{clamp} form the active clamp. The flyback winding on the inductor L1 is used to temporarily charge a small capacitor, which is then boosted and fed to the HV DC bus output capacitors using the boost converter formed by Q10, D10, and L3.
Figure 2-5 shows the PWM waveforms of the LV MOSFETs Q1 to Q4, clamp MOSFET Q_{clamp}, and the boost MOSFET Q10. The figure also shows the current-fed inductor current waveform and the drain-to-source voltage waveform of the low-side bridge MOSFET.

All the MOSFETs on the LV bridge are turned on simultaneously. This charges the current-fed inductor. When these MOSFETs are turned off, the current in the current-fed inductor is transferred to the flyback winding and energy is stored in the capacitor C_{cold\_start}.

The boosted MOSFET Q10 is then turned on to charge the boost inductor L3. This energy is then transferred to the HV bus output capacitors.
2.3.1.4 Current-Fed Inductor Calculation

The maximum input battery voltage \( V_{BAT_{\text{max}}} = 60 \text{ V} \). The maximum voltage appearing across the primary winding of the transformer has to be chosen to be higher than this voltage so as to maintain the boost action of the current-fed power stage.

In order to maintain a minimum boost ratio, the reflected voltage on the primary when the HV bus is at 400 V is set as Equation 1:

\[
V_{PRI} = 1.1 \times V_{BAT_{\text{max}}} = 66 \text{ V}
\]  

(1)

The average voltage on the clamp \( V_{\text{CLAMP}} \) will be the same as the \( V_{PRI} \).

By choosing the \( V_{PRI} = 66 \text{ V} \), one can maintain sufficient voltage margin on the 100-V FET after accounting for voltage spikes at turnoff.

The switching frequency \( f_{SW} \) is selected as 100 kHz to get a good optimization in magnetic size reduction at the same time, maintaining high efficiency.

The maximum output power of the system is \( P_{OUT_{\text{max}}} = 2 \text{ kW} \). Assuming a 92% efficiency, this gives the maximum input power as \( P_{IN_{\text{max}}} = 2 \text{ kW}/0.92 = 2.173 \text{ kW} \).

\[
P_{IN_{\text{max}}} = \frac{P_{OUT_{\text{max}}}}{0.92} = 2173 \text{ W}
\]  

(2)

The average maximum input current \( I_{IN_{\text{max}}} = P_{IN_{\text{max}}}/V_{BAT_{\text{min}}} = 60.3 \text{ A} \).

\[
I_{IN_{\text{max}}} = \frac{P_{IN_{\text{max}}}}{V_{BAT_{\text{max}}}} = 60.3 \text{ A}
\]  

(3)

The design equations for the current-fed inductor (L1) are similar to that of a boost converter. The two parameters that need to be used to calculate the value of the current-fed inductor are \( D_{\text{MAX}_{\text{overlap}}} \) and \( I_{IN_{\text{max}}\text{ripple}} \).

The \( D_{\text{MAX}_{\text{overlap}}} \) defines the period for which the four full-bridge MOSFET on the LV side are on simultaneously. In order to calculate this, \( D_{\text{MAX}} \) needs to be calculated first.

\( D_{\text{MAX}} \) can be calculated using Equation 4:

\[
V_{PRI} = \frac{V_{BAT_{\text{min}}}}{2(1-D_{\text{MAX}})}
\]  

(4)

This leads to \( D_{\text{MAX}} = 0.728 \).

The \( D_{\text{MAX}_{\text{overlap}}} \) is given by Equation 5:

\[
D_{\text{MAX}_{\text{overlap}}} = D_{\text{MAX}} - 0.5 = 0.228
\]  

(5)

The maximum ripple current is set as Equation 6:

\[
I_{IN_{\text{max}}\text{ripple}} = 0.3 \times I_{IN_{\text{max}}} = 18.1 \text{ A}
\]  

(6)

Substituting the known values for Equation 7, L1 can be calculated.

\[
L1 = \frac{V_{BAT_{\text{min}}} \times D_{\text{MAX}_{\text{overlap}}}}{F_{SW} \times I_{IN_{\text{max}}\text{ripple}}} = 4.5 \mu\text{H}
\]  

(7)

The peak current in the inductor can be calculated as Equation 8:
\[ I_{IN_{\text{pk}}} = I_{IN_{\text{max}}} + \frac{I_{IN_{\text{max}} \text{ripple}}}{2} = 69.4 \ A \] (8)

### 2.3.1.5 Transformer Calculation

The turns ratio for the transformer is given as \( N_s / N_p = V_{BUS_{\text{max}}} / V_{PRI} = 400 / 66 = 6:1 \)

The primary (LV side) RMS current through the transformer can be given by Equation 9:

\[
I_{TX_{PRI_{\text{rms}}}} = \sqrt{\left(3 \times \left(I_{IN_{\text{max}}}^2 + I_{IN_{\text{max}} \text{ripple}}^2\right) + \frac{3 \times (2 \times D_{\text{min}})^2}{4} \right)}
\]

Equation 9

\[ I_{TX_{PRI_{\text{rms}}}} = 47 A \]

The required turns ratio of the transformer is given by Equation 10. The turns ratio is chosen as 6 to help account for the conduction losses on the LV full bridge.

\[ \frac{N_s}{N_p} = \frac{380}{66} = 5.75 \]

Equation 10

The secondary (HV side) RMS current through the transformer is estimated to be \( I_{TX_{SEC_{\text{rms}}}} = 7.5 A \).

### 2.3.1.6 Low-Side Current Sensing Circuit

In the TIDA-00951, low-side current sensing is implemented to measure the battery current on the LV side using the OPA376.

Because the battery current is bidirectional in nature, the output of the OPA376 is 1.2 V by using the LM4041A12 shunt voltage reference. This is shown in Figure 2-6.

**Figure 2-6. Low-Side Current Sensing Circuit Schematic**

The OPA376 difference amplifier measures the current across a 0.25-mΩ current sense resistor formed by the parallel combination of resistors of R20 and R29.
2.3.1.7 Isolated Voltage Sensing

The control electronics (TIDA-01281) on the TIDA-00951 board is referred to the LV battery-side ground. In order to sense the voltage across the isolated 400-V bus, an isolation amplifier circuit based around the AMC1301 isolated amplifier and OPA376 op amp is used.

The differential output of the AMC1301 is scaled and converted into a single-ended output for connecting directly to the MCU. Figure 2-7 shows this circuit.

![Figure 2-7. Isolated Voltage Sensing Circuit Schematic](image-url)
3 Getting Started Hardware

3.1 Hardware

This section explains the power supply requirement and connectors used to set up the TIDA-00951 board for testing.

For testing the TIDA-00951, three other TI Designs are used. The TIDA-01281 is a TMS320F28033-based control and communication card. It is used as the control unit for TIDA-00951. The TIDA-01159 based on the UCC21520 is the half-bridge gate driver that will be used to drive the HV full-bridge MOSFET. The TIDA-01141 is the high-side current sensing card based on the INA240 and is used for sensing the inductor current.

Mount the TIDA-00951 on connector J5. Mount the TIDA-01141 on connector J14.

The TIDA-00951 requires two TIDA-00159 boards on the HV-side full bridge. Each TIDA-00159 board needs to be mounted on three connectors. The connectors J3, J1, and J4 form one set of connectors on which one of the TIDA-01159 board is mounted. The connectors J2, J13, and J15 form the other set on which the second TIDA-01159 board is mounted.

For providing auxiliary power to the TIDA-00951 board, a 12-V DC supply needs to be connected to connector J6.

3.2 Test Setup

This section describes the test setup required and the test procedure. For conducting bidirectional power transfer and mode change over experiments, the test setup is shown in Figure 3-1.

![Figure 3-1. Test Setup for Bidirectional Power Flow](image-url)
3.3 Test Equipment Needed to Validate Board

- DC source: 0- to 400-V DC, 5 A rated
- DC source: 0- to 60-V DC > 70 A rated
- DC source: 12 V, 1 A
- Four-channel digital oscilloscope
- Current probe: 0.30 A, 50 MHz
- Electronic or resistive load capable of working up to 400 V, 5 A
- Electronic or resistive load capable of working up to 60 V, 16 A

3.4 Test Procedure

1. Prepare the test setup as shown in Figure 3-1.
2. Connect one DC supply on the battery input side (connectors J9 and J11) through the diode with voltage set anywhere from 36 to 60 V.
3. Connect another DC supply on the bus input side (connectors J8 and J10) through a diode with voltage set to 380 V.
4. Connect an electronic load to the bus input terminal with load set to draw 100 W.
5. Connect an electronic load to the battery input terminal with load set to draw 100 W.
6. Connect a DC fan and position it in such a way that the TIDA-00951 board receives about 400 LFM.
7. Connect a 12-V auxiliary supply to connector J6.
8. Turn on the DC supply connected to the bus input terminal.
9. Turn on the DC supply connected to the battery input terminal.
10. The TIDA-00951 will start working in charger mode and start supplying power to the electronic load on the battery side.
11. Now disconnect the DC power supply connected to the bus input terminal.
12. The TIDA-00951 board will start working in the backup supply mode and power the load connected to the bus input terminal.
13. Now increase the load in steps up to 2 kW to test the backup supply mode.
14. The necessary functional performance characteristics can be measured now.
15. Turn off the DC supply and disconnect the DC supply from the board.
4 Testing and Results
4.1 Boost Mode Hard Start at 36-V Battery Voltage

In Figure 4-1, the yellow waveform is the drain-to-source voltage of an LV MOSFET, and the blue waveform is the current-fed inductor current. The maximum spike on the drain-to-source voltage reaches < 70 V. The inductor current is in excess of 50 A. This test is conducted to show that the maximum spike on the LV MOSFET remains well under the 100-V rating of the MOSFET.
A zoomed waveform for hard startup at a 36-V battery voltage is shown in Figure 4-2.

![Figure 4-2. Boost Mode Hard Start at 36-V Battery Voltage (Zoomed In)](image)

4.2 Boost Mode Hard Start at 60-V Battery Voltage

In Figure 4-3, the yellow waveform is the drain-to-source voltage of an LV MOSFET, and the blue waveform is the current-fed inductor current. The maximum spike on the drain-to-source voltage reaches < 65 V.

![Figure 4-3. Boost Mode Hard Start at 60-V Battery Voltage](image)
A zoomed in startup waveform is shown in Figure 4-4. The voltage spike at turnoff does not cross 10 V.

Figure 4-4. Boost Mode Hard Start at 60-V Battery Voltage (Zoomed In)

4.3 Boost Mode ZVS Waveform

Figure 4-5 and Figure 4-6 show the boost mode working waveforms. Figure 4-5 shows a full ZVS operation, and Figure 4-6 shows a near ZVS turnon. The yellow trace is the LV MOSFET drain-to-source voltage, the blue trace is the current-fed inductor current, and the rose waveform is the gate driver output.

Figure 4-5. Boost Mode Working Waveform With ZVS Turnon
When the inductor current increases, one can get ZVS operation at turnon. At lower input currents, the LV MOSFET is turned close to 0 V at turnon.

### 4.4 Active Clamp Working Waveform

The LV MOSFET drain-to-source voltage and gate voltage is shown along with the active clamp current in Figure 4-7. When the LV MOSFET turns off, the current through it transfers to the active clamp.

Before the MOSFET is turned on again, the clamp MOSFET is turned off; this causes the current through the clamp to come to zero. Because the current through the transformer leakage inductor cannot change...
instantaneously, the current that was flowing through the clamp circuit (clamp MOSFET) begins to free wheel through the LV MOSFET's body diode, thereby enabling it to turn at the ZVS condition.

4.5 Buck Mode Working Waveform

Figure 4-8 shows the switching waveform on the LV MOSFETs when operated in the buck mode. The LV MOSFET turns on under ZVS condition.

![Figure 4-8. Buck Mode Switching Waveform](image)

The yellow trace represents the HV-side MOSFETs gate drive PWM input signal; the blue trace represents the current-fed inductor; the green trace is the PWM input signal fed to the LV gate driver; and the red waveform is the LV MOSFET's drain-to-source voltage. The red waveform goes to 0 V before the green PWM trace goes high.

4.6 Buck-to-Boost Mode Transition Waveform

Initially, the system works in buck mode as a battery charger. In this mode, it takes power from a 400-V DC bus and charges the LV battery pack.

When a power failure occurs on the 400-V bus, the voltage on the 400-V bus starts to drop. This triggers a mode transition from buck-to-boost mode, where the power is taken from the battery pack and fed into the 400-V bus.

The timing for this transition is very critical because it determines how quickly and seamlessly the system can provide backup power and also the sizing of the capacitors on the 400-V bus required for providing the necessary holdup time.

Figure 4-9 shows the mode transition. When the 400-V bus voltage falls below 370 V, the TIDA-00951 stops charging the battery and goes into a boost soft start. When the 400-V bus voltage falls below 360 V, it goes into hard start boost mode and immediately pumps the required power to bring the 400 V bus voltage back to 370 V and regulates it at this point. The red trace represents the 400-V bus voltage, the blue trace represents the inductor current, the green trace is the LV MOSFET PWM signal, and the yellow trace represents the HV-side MOSFET PWM signal.
Figure 4-9. TIDA-00951 Battery Charging to Backup Mode Transition

Figure 4-10 shows the zoomed out mode transition waveform, which shows the actual mode transition period of 80 µs.

Figure 4-10. TIDA-00951 Battery Charging to Backup Mode Transition Zoomed
4.7 Cold Start Waveform

When the TIDA-00951 is started for the first time, the 400-V bus can be completely discharged. This is a special situation and does not occur during normal working conditions.

In order to startup under this condition, the TIDA-00951 uses a modified Weinberg clamp to pre-charge the 400-V bus to 270 V. After charging to 270 V, the system moves complete the startup is normal boost mode operation. In Figure 4-11, the red trace represent the 400-V bus voltage, the green trace is the PWM signal sent to the modified Weinberg clamp, and the blue trace is the current taken from the battery for pre-charging process.

Figure 4-11. Cold Start Using Weinberg Clamp
Figure 4-12 shows the zoomed in switching waveform during the cold start process. The LV (battery side) full bridge is being operated in DCM, and the energy in the current-fed inductor is transferred to the secondary through the Weinberg clamp. This energy stored in a small capacitor on the HV side, which is boosted to pre-charge the 400-V DC bus capacitors. The green trace shows the PWM signals for the auxiliary low-power boost converter.

![Waveform Image]
4.8 Boost Mode Efficiency

Figure 4-13 shows the boost mode output power versus efficiency data captured for various battery voltage.

![Figure 4-13. Boost Mode Output Power versus Efficiency](image1)

4.9 Buck Mode Efficiency

Figure 4-14 shows the buck mode efficiency at various battery voltage and charging current. The 400-V bus voltage was fixed at 380-V DC for conducting this test.

![Figure 4-14. Buck Mode Charging Current versus Efficiency](image2)
4.10 Thermal Images

The thermal image of the TIDA-00951, working at 1500 W is shown in Figure 4-15.

![Figure 4-15. TIDA-00951 Thermal Image at 1500 W](image)

The maximum temperature on the board is on the isolation transformer. The board is force cooled with a 400LFM airflow.
5 Design Files

5.1 Schematics

To download the schematics, see the design files at TIDA-00951.

5.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-00951.

5.3 PCB Layout Recommendations

For the power stage layout:

1. Minimize the loop formed by the LV full bridge, the active clamp, and the transformer primary to keep the leakage inductances very low and the loop area small.

2. The traces have to be as thick as possible to minimize the trace inductances.

3. Place the additional RC snubber if required in such a way as to minimize the spikes due to the FET led inductances.

4. The loop formed on the secondary side between the transformer secondary winding, HV full-bridge FETs, and the filter capacitor has to be as small as possible.

5. Place the gate driver on the LV side very close to the FET and at almost equal distance from the top and bottom FET in each arm (see Figure 5-2).

![Figure 5-1. LV Full-Bridge Layout Including Active Clamp](image-url)
6. The GND pad on the bottom of the gate driver IC should be connected to a solid plane on the PCB to help with thermal management for the gate driver and reduce the spikes on the gate driver IC’s pins.

7. Use multiple low ESR ceramic capacitors in the battery input section of the board to support the required ripple current.

For current sensing:

1. Take a Kelvin connection from the current sense resistor as much as possible to connect to the amplifier section.
2. Place the low-pass filter components just before the input of the amplifier.
3. The lines taken from the current sensor resistor need to be shielded with the GND plane wherever possible to limit noise pickup on the lines.

A snapshot of the low-side current sense implementation is shown in Figure 5-3.
Figure 5-3. High-Side Battery Current Sensing Circuit Layout

For the control section:

1. Buffer the PWM outputs from the control card before connecting them to the gate driver input.
2. Separate the GND of the control card from the power GND to make sure that the switching current flowing in the power GND does not affect the PWM signals being fed to the gate drivers.

5.3.1 Layout Prints

To download the layer plots, see the design files at TIDA-00951.
5.4 Altium Project
To download the Altium project files, see the design files at TIDA-00951.

5.5 Gerber Files
To download the Gerber files, see the design files at TIDA-00951.

5.6 Assembly Drawings
To download the assembly drawings, see the design files at TIDA-00951.

6 Related Documentation
3. Texas Instruments, Bidirectional DC-DC Converter, TIDM-BIDIR-400-12 Design Guide (TIDUA17)

6.1 Trademarks
TI E2E™, C2000™, and NexFET™ are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.

7 About the Authors
RAMKUMAR S is a systems engineer at Texas Instruments, where he is responsible for developing reference design solutions for the industrial segment. Ramkumar brings his diverse experience in analog and digital power supplies design to this role. Ramkumar earned his master of technology (M.Tech) from the Indian Institute of Technology in Delhi.

SALIL CHELLAPPAN is a systems manager, member, and group technical staff at Texas Instruments, where he is responsible for developing reference design solutions for the industrial segment. Salil brings to this role his extensive experience in power electronics, power conversion, EMI and EMC, power and signal integrity, and analog circuits design spanning many high-profile organizations. Salil holds a bachelor of technology degree from the University of Kerala.

8 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (June 2017) to Revision A (August 2021) Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.................1
• Removed reference to software files.......................................................... 29
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated