## , 诲 TEXAS InsTRUMENTS

## Description

This reference design is an automotive, $400-\mathrm{W}$, phaseshifted full-bridge converter which enables a $36-\mathrm{V}$ to $60-\mathrm{V}$ DC input and $12-\mathrm{V}$ output. The enhanced phaseshifted full-bridge controller implements programmable delays which ensure zero voltage switching (ZVS) over a wide range of operating conditions. The output implements synchronous rectification, which enables fast transient response and a high loop bandwidth. The system regulates 12 V at no load with less than 100 mW of standby power. Pseudo isolation is achieved through a transformer to prevent the 48-V battery from being shorted to the secondary side. The half-bridge gate drivers can withstand a maximum boot voltage of $120-\mathrm{V}$ DC.

## Resources

TIDA-01407
UCC28951-Q1
UCC27212-Q1
UCC27511-Q1

Design Folder
Product Folder
Product Folder
Product Folder


## Features

- Phase-Shifted Full-Bridge Converter Over Input Voltage of $36-\mathrm{V}$ to $60-\mathrm{V}$ DC; Output Power up to 400 W
- Extendable to 500 W With Heatsinking; Easy to Customize per Customer Requirements
- Soft-Switching, Phase-Shifted Full Bridge Using UCC28951-Q1, Grade 1
- Synchronization Achievable for Multiple Phase Operation
- Regulated 12 V With $36-\mathrm{V}$ to $60-\mathrm{V}$ Input and at No Load With < 100-mW Standby Power
- Pseudo-Isolation Through Transformer; Load Does Not Register 48 V if MOSFETs Short
- Synchronous Rectification for High Efficiency
- Adaptive Delay for High Efficiency Across Load Range


## Applications

- HEV/EV Traction Inverter
- Dry Double-Clutch Transmission
- Electronic Control Units
- HEV/EV DC-DC Converter


An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

## 1 System Overview

This reference design is a $400-\mathrm{W}$ DC-DC power supply that generates a $12-\mathrm{V}$ rail from the $48-\mathrm{V}$ car battery in a mild hybrid electric vehicle (MHEV) system. The design implements a phase-shifted full-bridge topology which is capable of delivering 400 W of output power and handling an input voltage range of 36 V to $60-\mathrm{V}$ DC without losing regulation. The input voltage withstand rating can be increased by increasing the MOSFET blocking voltage for the LV148 standard compliance. The enhanced, phase-shifted fullbridge controller UCC28951-Q1 implements programmable delays which ensure zero voltage switching (ZVS) over a wide range of operating conditions. The output side implements synchronous rectification, which enables fast transient response and a high loop bandwidth. The system regulates 12 V at no load with less than 100 mW of standby power. Pseudo isolation is achieved through the use of a transformer, which means the 48 V does not apply to the load if the MOSFETs are shorted. The half-bridge gate drivers, which drive the high side and low side MOSFETs together at the primary side, can withstand a maximum boot voltage of $120-\mathrm{V}$ DC. The controller regulates the output voltage through the transformer primary side, which eliminates the use of an Optocoupler and leads to a higher reliability and smaller formfactor board.
Figure 1 shows a block diagram example of the $48-\mathrm{V}$ battery-inverter-driven motor system. The TIDA01407 serves as a redundant supply to the $12-\mathrm{V}$ battery voltage rail. As the diagram shows, the isolated DC-DC (TIDA-01407) is connected to the 48-V battery side and the non-isolated DC-DC is connected to the 12-V battery side (TIDA-01179 [1]). Both designs are in ORing configuration and provide the power to the downstream loads. TIDA-01179, which includes a buck-boost converter and a buck converter, creates the front-end power for the $12-\mathrm{V}$ car battery.


Copyright © 2017, Texas Instruments Incorporated
Figure 1. System Block Diagram of 48-V Battery-Driven Inverter and Implementation of TIDA-01407

### 1.1 Key System Specifications

Table 1 lists the key system specifications of TIDA-01407. The design can withstand a $36-\mathrm{V}$ to $60-\mathrm{V}$ input voltage range without losing regulation at the output. The input voltage range can be enlarged by increasing the MOSFET size for LV148 standard compliance. The output power can be increased by adding heatsinks.

Table 1. Key System Specifications

| PARAMETER | SPECIFICATIONS |
| :---: | :---: |
| Input | - 36 V to $60 \mathrm{~V}, 48-\mathrm{V}$ nominal |
| Output | - 12-V DC <br> - 33.3-A continuous <br> - Ripple $<3 \% \mathrm{~V}_{\text {OUt }}$ <br> - Load step $3 \%$ to $100 \%$; voltage deviation < $5 \%$ |
| Mechanics | - Silent power = no forced air <br> - Efficiency > 95\% <br> - No heatsink <br> - Slim line, maximum height < 20 mm |
| Extras | - Extendable to 500 W with heatsinking <br> - Synchronize for multiple phase operations <br> - No load with < 100-mW standby power <br> - Switching frequency ( $\approx 300 \mathrm{kHz}$ ) <br> - 36-V to 60-V input without losing regulation <br> - Pseudo isolation through transformer |

## 2 System Description

### 2.1 Block Diagram

Figure 2 shows the system block diagram. The design consists of three main functional elements.

1. Current sensing at the primary side through the current transformer - This feature is for cycle-by-cycle overcurrent protection and adaptive delay control.
2. Power stage of the phase-shifted full-bridge at the primary side - This power stage implements the zero voltage soft-switching scheme and variable power-saving features for improving the efficiency over a wide load current range. The device can tolerate automotive electronics operating from a car battery, which experiences transient loads such as cold cranks and load dumps that can range up to 80 V and are easily scalable to 100 V .
3. Synchronous rectification MOSFETs at the secondary side - This element offers several benefits and functions to:

- Boost the system efficiency by reducing the voltage drop over the drain-to-source
- Reduce voltage overshoots and undershoots caused by the load steps
- Enable fast transient response and a high loop bandwidth.


Figure 2. TIDA-01407 Block Diagram

INSTRUMENTS

### 2.2 Highlighted Products

The TIDA-01407 reference design features the following Texas Instruments devices.

### 2.2.1 UCC28951-Q1

The UCC28951-Q1 is an enhanced phase-shifted full-bridge controller which implements programmable delays to ensure ZVS operation over a wide range of operating conditions. The device contains all of the necessary features and multiple light load management to ensure maximized efficiency at overall conditions. The UCC28951-Q1 includes support for current or voltage mode control. The device features a programmable switching frequency up to 1 MHz and a wide set of protection features including cycle-bycycle current limit, undervoltage lockout (UVLO), and thermal shutdown.

### 2.2.2 UCC27212-Q1

The UCC27212-Q1 device is a half-bridge driver with $120-\mathrm{V}$ boot voltage and 4-A sink. The UCC27212Q1 has a 4-A source-peak drive-current capability, which allows for driving large power MOSFETs with minimized switching losses during the transition through the Miller Plateau of the MOSFET. The switching node of the UCC27212-Q1 (HS pin) can handle -18 V maximum, which protects the high-side channel from inherent negative voltages caused by parasitic inductance and stray capacitance. An on-chip 120-V rated bootstrap diode eliminates the external discrete diodes. UVLO is provided for both the high-side and the low-side drivers, which in turn provides symmetric turnon and turnoff behavior and forces the outputs low if the drive voltage is below the specified threshold.

### 2.2.3 UCC27511A-Q1

The UCC27511A-Q1 device is a single-channel, low-side, high-speed gate driver with 4-A peak source and 8-A peak sink currents with asymmetrical drive, which boosts immunity against the parasitic Miller turnon effect. The UCC27511A-Q1 is capable of sourcing and sinking high peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay of 13 ns (typical). The device is designed to operate over a wide VDD range of 4.5 V to 18 V and a wide temperature range of $-40^{\circ} \mathrm{C}$ to $140^{\circ} \mathrm{C}$. Internal UVLO circuitry on the VDD pin holds the output low outside the VDD operating range.

### 2.3 System Design Theory

The TIDA-01407 TI Design implements a phase-shifted full bridge to achieve high efficiency over a wide range of operating conditions. The ZVS on the primary side of the converter reduces the switching losses and electromagnetic interference (EMI). Synchronous rectification on the secondary side is implemented to enable fast transient response and a high loop bandwidth [2].

### 2.3.1 Power Budget

The power budget is set as shown in Equation 1 to meet the efficiency goal.
$P_{\text {BUDGET }}=P_{\text {OUT }} \times \frac{(1-\eta)}{\eta}=400 \mathrm{~W} \times \frac{(1-94 \%)}{94 \%}=25.5 \mathrm{~W}$

### 2.3.2 Transformer Parameter Calculations

This subsection introduces transformer parameter calculations, which include turns ratio, magnetizing inductance, leakage inductance, and so forth [3].

The transformer turns ratio is calculated in Equation 2.
$a_{1}=\frac{N_{P}}{N_{S}}$
where,

- $\quad N_{P}$ is the number of turns at the transformer primary side
- $N_{S}$ is the number of turns at the transformer secondary side.

The voltage drop from the BSC072N08NS5 MOSFET ( $\mathrm{V}_{\text {RDSON }}$ ) is calculated in Equation 3 as:
$V_{\text {RDSON }}=I_{\text {DS }} \times R_{\text {DSON }}=11.2 \mathrm{~A} \times 7.2 \mathrm{~m} \Omega=0.08 \mathrm{~V}$
where,

- $\mathrm{I}_{\mathrm{DS}}$ is the current flowing through the drain-to-source of the primary MOSFETs.

The maximum duty cycle ( $\mathrm{D}_{\text {MAX }}$ ) is set as $70 \%$ at the minimum specified input voltage $\left(\mathrm{V}_{\text {INMIN }}\right)$. The transformer turns ratio is calculated in Equation 4 as:
$a_{1}=\frac{\left(V_{\text {INMIN }}-2 \times V_{\text {RDSON }}\right) \times D_{\text {MAX }}}{V_{\text {OUT }}+V_{\text {RDSON }}}=\frac{(36 \mathrm{~V}-2 \times 0.08 \mathrm{~V}) \times 70 \%}{12 \mathrm{~V}+0.08}=2.07$
Set the turns ratio to the closest whole turn as a1 $=2.5$. The typical duty cycle ( $\left(\mathrm{D}_{\text {TYP }}\right)$ at the maximum input voltage ( 60 V ) is calculated in Equation 5 as:
$D_{\text {TYP }}=\frac{\left(V_{\text {OUT }}+V_{\text {RDSON }}\right) \times a_{1}}{\left(V_{\text {IN }}-2 \times V_{\text {RDSON }}\right)}=\frac{(12 \mathrm{~V}+0.08 \mathrm{~V}) \times 2.5}{60 \mathrm{~V}-2 \times 0.08 \mathrm{~V}}=0.504$
The maximum duty cycle is recalculated again in Equation 6 with the selected turns ratio:
$\mathrm{D}_{\text {MAX }}=\frac{\mathrm{a}_{1} \times\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {RDSON }}\right)}{\mathrm{V}_{\text {INMIN }}-2 \times \mathrm{V}_{\text {RDSON }}}=\frac{2.5 \times(12 \mathrm{~V}+0.08 \mathrm{~V})}{36 \mathrm{~V}-2 \times 0.08 \mathrm{~V}}=0.84$
The output inductor ripple current ( $\Delta \mathrm{I}_{\text {Lout }}$ ) is calculated in Equation 7 as:
$\Delta \mathrm{L}_{\text {LOUT }}=\frac{\mathrm{P}_{\text {OUT }} \times 0.2}{\mathrm{~V}_{\text {OUT }}}=\frac{400 \mathrm{~W} \times 0.2}{12}=6.7 \mathrm{~A}$
The magnetizing inductance ( $\mathrm{L}_{\text {MAG }}$ ) of the primary of the transformer ( T 1 ) must be sufficient to ensure that the converter operates in peak current-mode control. A small $\mathrm{L}_{\text {MAG }}$ results in a large magnetizing current, which causes the converter to operate in voltage mode instead. $\mathrm{L}_{\text {MAG }}$ is calculated in Equation 8 at the maximum input voltage
$\mathrm{L}_{\text {MAG }} \geq \frac{\mathrm{V}_{\mathrm{IN}_{\text {MAX }} \times\left(1-\mathrm{D}_{\text {TYP }}\right)}}{\frac{\Delta \mathrm{l}_{\text {OUT }} \times 0.5}{\mathrm{a}_{1}} \times \mathrm{F}_{\text {SW }}}=\frac{60 \mathrm{~V} \times(1-0.504)}{\frac{6.7 \mathrm{~A} \times 0.5}{2.5}}=74 \mu \mathrm{H}$
where,

- $\mathrm{F}_{\text {swis }}$ is the switching frequency of the converter.
$\mathrm{L}_{\text {MAG }}$ is selected as $80 \mu \mathrm{H}$.
Figure 3 shows the primary ( $\mathrm{l}_{\text {PRIMARY }}$ ) and secondary side currents flowing through the transformer ( $\mathrm{l}_{\text {QE }}$ and $I_{Q F}$ ). $I_{Q E}$ and $I_{Q F}$ are also the currents that flow through the synchronous rectifiers. Calculations of the current values are provided in the following equations.


Figure 3. Transformer Primary Side and Secondary Side Currents
The peak current ( $l_{\text {PS }}$ ) and the minimum current ( $l_{\text {MS }}$ ) of the transformer secondary side are calculated in Equation 9, Equation 10, and Equation 11 as:
$\mathrm{I}_{\text {PS }}=\frac{\mathrm{P}_{\text {OUT }}}{\mathrm{V}_{\text {OUT }}}+\frac{\Delta \mathrm{I}_{\text {LOUT }}}{2}=\frac{400}{12}+\frac{6.7 \mathrm{~A}}{2}=36.7 \mathrm{~A}$
$I_{\text {MS }}=\frac{P_{\text {OUT }}}{V_{\text {OUT }}}-\frac{\Delta I_{\text {LOUT }}}{2}=\frac{400}{12}-\frac{6.7 \mathrm{~A}}{2}=30 \mathrm{~A}$
$\mathrm{I}_{\text {MS2 }}=\mathrm{I}_{\text {PS }}-\frac{\Delta \mathrm{I}_{\text {LOUT }}}{2}=36.7 \mathrm{~A}-\frac{6.7 \mathrm{~A}}{2}=33.35 \mathrm{~A}$

The secondary RMS current ( $\mathrm{I}_{\text {SRMS } 1}$ ) when the energy is being delivered to the secondary is calculated in Equation 12:

$$
\begin{align*}
& I_{\mathrm{SRMS} 1}=\sqrt{\left(\frac{D_{\mathrm{MAX}}}{2}\right) \times\left(\mathrm{I}_{\mathrm{PS}} \times I_{\mathrm{MS}}+\frac{\left(\mathrm{I}_{\mathrm{PS}}-I_{\mathrm{MS}}\right)^{2}}{3}\right)} \\
& =\sqrt{\left(\frac{70 \%}{2}\right) \times\left(36.7 \mathrm{~A} \times 30 \mathrm{~A}+\frac{(36.7 \mathrm{~A}-30 \mathrm{~A})^{2}}{3}\right)} \\
& =19.8 \mathrm{~A} \tag{12}
\end{align*}
$$

The secondary RMS current ( $\mathrm{I}_{\text {SRMS2 }}$ ) when the current is circulating through the transformer while MOSFETs Q1, Q4, Q5, Q6, A7, and Q8 are all ON is calculated in Equation 13 as:
$I_{S R M S 2}=\sqrt{\left(\frac{1-D_{M A X}}{2}\right) \times\left(I_{P S} \times I_{M S 2}+\frac{\left(I_{P S}-I_{M S 2}\right)^{2}}{3}\right)}$
$=\sqrt{\left(\frac{1-70 \%}{2}\right) \times\left(36.7 \mathrm{~A} \times 33.35 \mathrm{~A}+\frac{(36.7 \mathrm{~A}-33.35 \mathrm{~A})^{2}}{3}\right)}$
$=13.6 \mathrm{~A}$
The secondary RMS current ( $\mathrm{I}_{\text {SRMS }}$ ) caused by the negative current in the opposing winding during the freewheeling period is calculated in Equation 14 as:
$\mathrm{I}_{\mathrm{SRMS} 3}=\frac{\Delta \mathrm{I}_{\mathrm{LOUT}}}{2} \times \sqrt{\left(\frac{1-\mathrm{D}_{\mathrm{MAX}}}{2 \times 3}\right)}=\frac{6.7 \mathrm{~A}}{2} \times \sqrt{\left(\frac{1-70 \%}{2 \times 3}\right)}=0.75 \mathrm{~A}$
As a result, the total RMS current that flows into the transformer secondary ( $\mathrm{I}_{\text {SRMS }}$ ) is calculated in Equation 15 as:
$I_{S R M S}=\sqrt{I_{S R M S}{ }^{2}+I_{S R M S}{ }^{2}+I_{S R M S 3}{ }^{2}}=\sqrt{19.8 A^{2}+13.6 A^{2}+0.75 A^{2}}=24 \mathrm{~A}$
The input inductor ripple current ( $\Delta \mathrm{I}_{\mathrm{LMAG}}$ ) is calculated in Equation 16 as:
$\Delta I_{\text {LMAG }}=\frac{V_{\text {INMIN }} \times D_{\text {MAX }}}{L_{\text {MAG }} \times F_{\text {SW }}}=\frac{36 \mathrm{~V} \times 70 \%}{80 \mu \mathrm{H} \times 300 \mathrm{kHz}}=1.1 \mathrm{~A}$
The peak current that flows into the transformer primary side ${ }_{(\mathrm{IPP})}$ ) is calculated in Equation 17 as:
$\mathrm{I}_{\mathrm{PP}}=\left(\frac{\mathrm{P}_{\text {OUT }}}{\mathrm{V}_{\mathrm{OUT}} \times \eta}+\frac{\Delta \mathrm{I}_{\text {LOUT }}}{2}\right) \times \frac{1}{\mathrm{a}_{1}}+\Delta \mathrm{I}_{\mathrm{LMAG}}$
$=\left(\frac{400 \mathrm{~W}}{12 \times 93 \%}+\frac{6.7 \mathrm{~A}}{2}\right) \times \frac{1}{2.5}+1.1 \mathrm{~A}$
$=16.8 \mathrm{~A}$

The minimum current that flows into the transformer primary side ( $\mathrm{I}_{\text {MP }}$ ) is calculated in Equation 18 as:

$$
\begin{align*}
& I_{\mathrm{MP}}=\left(\frac{\mathrm{P}_{\text {OUT }}}{\mathrm{V}_{\text {OUT }} \times \eta}+\frac{\Delta \mathrm{I}_{\text {OUT }}}{2}\right) \times \frac{1}{\mathrm{a}_{1}}-\Delta \mathrm{I}_{\text {LMAG }} \\
& =\left(\frac{400 \mathrm{~W}}{12 \times 93 \%}+\frac{6.7 \mathrm{~A}}{2}\right) \times \frac{1}{2.5}-1.1 \mathrm{~A} \\
& =14.57 \mathrm{~A} \tag{18}
\end{align*}
$$

Equation 19 calculates the minimum current at the primary $\left(l_{\text {MP2 }}\right)$ when the converter primary-side switches are freewheeling.
$\mathrm{I}_{\mathrm{MP2} 2}=\mathrm{I}_{\mathrm{PP}}-\left(\frac{\Delta \mathrm{I}_{\text {LOUT }}}{2}\right) \times \frac{1}{\mathrm{a}_{1}}$
$=16.8 \mathrm{~A}-\frac{6.7 \mathrm{~A}}{2} \times \frac{1}{2.5}$
$=15.46 \mathrm{~A}$
The RMS current ( $l_{\text {PRMS1 }}$ ) at the transformer primary when energy is being delivered to the secondary is calculated in Equation 20 as:

$$
\begin{align*}
& I_{\text {PRMS } 1}=\sqrt{\mathrm{D}_{\mathrm{MAX}} \times\left(\mathrm{l}_{\mathrm{PP}} \times \mathrm{I}_{\mathrm{MP}}+\frac{\left(\mathrm{l}_{\mathrm{PP}}-\mathrm{I}_{\mathrm{MP}}\right)^{2}}{3}\right)} \\
& =\sqrt{70 \% \times\left(16.8 \mathrm{~A} \times 14.6 \mathrm{~A}+\frac{(16.8 \mathrm{~A}-14.6 \mathrm{~A})^{2}}{3}\right)} \\
& =13.2 \mathrm{~A} \tag{20}
\end{align*}
$$

The RMS current at the transformer primary side ( $\mathrm{I}_{\text {PRMs2 }}$ ) when the converter is freewheeling is calculated in Equation 21 as:
$I_{\mathrm{PRMS} 2}=\sqrt{\left(1-\mathrm{D}_{\mathrm{MAX}}\right) \times\left(\mathrm{I}_{\mathrm{PP}} \times I_{\mathrm{MP} 2}+\frac{\left(\mathrm{I}_{\mathrm{PP}}-I_{\mathrm{MP} 2}\right)^{2}}{3}\right)}$
$=\sqrt{(1-70 \%) \times\left(16.8 \mathrm{~A} \times 15.46 \mathrm{~A}+\frac{(16.8 \mathrm{~A}-15.46 \mathrm{~A})^{2}}{3}\right)}$
$=8.9 \mathrm{~A}$
The total RMS current flowing through the transformer primary side ( $\mathrm{l}_{\text {PRMS }}$ ) is calculated in Equation 22 as:
$\mathrm{I}_{\text {PRMS }}=\sqrt{\mathrm{IPRMS} 1{ }^{2}+\mathrm{I}_{\text {PRMS } 2}{ }^{2}}=\sqrt{13.2 \mathrm{~A}^{2}+8.9 \mathrm{~A}^{2}}=16 \mathrm{~A}$

### 2.3.3 Power Stage MOSFET Selection

The MOSFET selection is important to meet the system efficiency and electric safety. The breakdown voltage is selected based on the LV148 standard and the gate charge is minimized for system efficiency. BSC072N08NS5 80-V ( $\mathrm{V}_{\mathrm{DS}}$ ), 74-A MOSFETs with 24-nC gate charges $\left(\mathrm{Q}_{\mathrm{g}}\right)$ are selected for this design. The drain-to-source on-resistance $\mathrm{R}_{\text {ds(on) }}$ is $7.2 \mathrm{~m} \Omega$. The output capacitance ( $\mathrm{C}_{\text {oss_spec }}$ ) is 280 pF measured under $\mathrm{V}_{\mathrm{DS}}=40 \mathrm{~V}$ according to the data sheet.
The average output capacitance $\mathrm{C}_{\text {OSs_QA_AvG }}$ is calculated in Equation 23 as:
$C_{\text {OSS_QA_AVG }}=C_{\text {OSS_SPEC }} \times \sqrt{\frac{V_{\text {DS }}}{V_{\text {INMAX }}}}=280 \mathrm{pF} \times \sqrt{\frac{40 \mathrm{~V}}{60 \mathrm{~V}}}=229 \mathrm{pF}$

The applied gate voltage is $\mathrm{V}_{\mathrm{g}}=10 \mathrm{~V}$. The losses of one MOSFET are calculated in Equation 24 as:
$P_{Q}=I_{P R M S}{ }^{2} \times R_{d s(o n)}+2 Q_{g} \times V_{g} \times \frac{F_{S W}}{2}$
$=16 \mathrm{~A}^{2} \times 7.2 \mathrm{~m} \Omega+2 \times 24 \mathrm{nC} \times 10 \mathrm{~V} \times \frac{300 \mathrm{kHz}}{2}$
$=1.9 \mathrm{~W}$

### 2.3.4 Shim Inductor

The transformer primary side requires a certain value of inductance to be equivalently in series and achieve the ZVS. This type of inductance is called shim inductance ( $\mathrm{L}_{\mathrm{s}}$ ). This inductance can be obtained either from the transformer leakage inductance or from an externally-added series inductor. The value is calculated based on the amount of energy required by the resonance. This inductance must be able to deplete the energy from the parasitic capacitance at the switch node. The parasitic capacitance is the sum of the output capacitance of the MOSFET, transformer winding capacitance, and the capacitance from the PCB layout.
The shim inductance $\left(L_{s}\right)$ is calculated in Equation 25 as:

$$
\begin{aligned}
& \mathrm{L}_{\mathrm{s}} \geq(2 \times \text { Coss_QA_AVG }) \times \frac{\mathrm{V}_{\text {INMAX }}{ }^{2}}{\left(\frac{\mathrm{I}_{\mathrm{PP}}}{2}-\frac{\Delta I_{\text {LOUT }}}{2 \times \mathrm{a}_{1}}\right)^{2}} \\
& =(2 \times 229 \mathrm{pF}) \times \frac{60 \mathrm{~V}^{2}}{\left(\frac{16.8 \mathrm{~A}}{2}-\frac{6.7 \mathrm{~A}}{2 \times 2.5}\right)^{2}}
\end{aligned}
$$

$$
\begin{equation*}
=0.033 \mu \mathrm{H} \tag{25}
\end{equation*}
$$

This value is attainable through the transformer leakage inductance. Additionally, a $170-\mathrm{nH}$ external shim inductor is added in series with the transformer primary winding to compensate the effect of circuit parasitics. Table 2 summarizes the calculated specifications of the designed transformer.

Table 2. Phase-Shifted Full-Bridge Transformer Specifications

| PARAMETER | SPECIFICATIONS |
| :---: | :---: |
| Power rating | $\geq 400 \mathrm{~W}$ |
| Input voltage | 36 V to 60 V |
| Frequency | 300 kHz |
| Maximum duty cycle | $70 \%$ |
| primary side inductance | $80 \mu \mathrm{H} \pm 10 \%$ at 300 KHz |
| Leakage inductance | $0.06 \mu \mathrm{H}$ |
| Output voltage | 12 V |
| Output average current | 33.3 A |
| Turns ratio (primary to | $2.5: 1$ |
| secondary) | 16.8 A |
| Peak current (primary) | 36.7 A |
| Peak current (secondary) | 16 A |
| RMS current (primary) | 24 A |
| RMS current (secondary) |  |

TI recommends the planar transformer 59023 from Payton Planar Magnetics LTD for this reference design.

### 2.3.5 Output Inductor Selection

The output inductor is designed for obtaining the $20 \%$ ripple current ( $\Delta \mathrm{I}_{\text {LOUT }}$ ) at the output. The ripple current is calculated in Equation 26 as:
$\Delta I_{\text {LOUT }}=\frac{P_{\text {OUT }} \times 0.2}{V_{\text {OUT }}}=\frac{400 \mathrm{~W} \times 0.2}{12 \mathrm{~V}}=6.7 \mathrm{~A}$
The required inductance ( $\mathrm{L}_{\text {out }}$ ) is calculated in Equation 27 as:
$\mathrm{L}_{\text {OUT }}=\frac{\mathrm{V}_{\text {OUT }} \times\left(1-\mathrm{D}_{\text {TYP }}\right)}{\Delta_{\text {LOUT }} \times \mathrm{F}_{\text {SW }}}=\frac{12 \mathrm{~V} \times(1-65 \%)}{6.7 \mathrm{~A} \times 300 \mathrm{kHz}}=2.1 \mu \mathrm{H}$
The RMS current of the output inductor ( $\mathrm{IL}_{\text {out_rms }}$ ) is calculated in Equation 28 as:
LOUT_RMS $=\sqrt{\left(\frac{\mathrm{P}_{\text {OUT }}}{\mathrm{V}_{\text {OUT }}}\right)^{2}+\left(\frac{\Delta \mathrm{I}_{\text {LOUT }}}{\sqrt{3}}\right)}=\sqrt{\left(\frac{400 \mathrm{~W}}{12 \mathrm{~V}}\right)^{2}+\left(\frac{6.7 \mathrm{~A}}{\sqrt{3}}\right)}=33.6 \mathrm{~A}$

### 2.3.6 Output Capacitor Selection

The output capacitor is selected based on the required transient deviation with regards to a step change of the load current. A monolithic ceramic capacitor with a low equivalent series resistance (ESR) of $0.3 \mathrm{~m} \Omega$ is selected. As a general rule, the bandwidth of the converter is estimated as shown in the following Equation 29:
$\mathrm{f}_{\mathrm{bw}}=\frac{1}{10} \times \mathrm{F}_{\mathrm{SW}}=30 \mathrm{kHz}$
The output voltage deviation ( $\Delta \mathrm{V}_{\text {out }}$ ) is targeted as shown in Equation 30:
$\Delta \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT }} \times 3 \%=0.36 \mathrm{~V}$
The load step ( $\Delta \mathrm{I}_{\text {loastep }}$ ) is considered to be the change from the maximum output current to zero. 15 ceramic capacitors are connected in parallel to minimize the ESR. As a result, the minimum required output capacitance is calculated in Equation 31 as:
$\mathrm{C}_{\text {out_min }}=\frac{1}{2 \pi \times \mathrm{f}_{\text {bw }}} \times \frac{1}{\frac{\Delta \mathrm{~V}_{\text {OUT }}}{\Delta \mathrm{l}_{\text {loadstep }}}-\mathrm{ESR}_{\text {Cout }}}=\frac{1}{2 \pi \times 30 \mathrm{kHz}} \times \frac{1}{\frac{0.36 \mathrm{~V}}{33.3 \mathrm{~A}}-\frac{0.3 \mathrm{~m} \Omega}{15}}=246 \mu \mathrm{~F}$
A total of $1622-\mu \mathrm{F}, 25-\mathrm{V}$ X7R ceramic capacitors from Murata are selected and connected in parallel with an ESR of $0.3 \mathrm{~m} \Omega$.

### 2.3.7 Selection of Synchronous MOSFETs

Three MOSFETs are paralleled at the secondary side for each current freewheeling cycle to share the current and minimize the losses. To meet the power requirements, the 80-V, 100-A BSC057N08NS3 MOSFET from Infineon has been selected for synchronous rectification at the secondary side. Equation 32 and Equation 33 show the parameters of the MOSFET:
$Q_{g s}=13 \mathrm{nC}$
$\mathrm{R}_{\mathrm{DS}(\mathrm{on})}=5.7 \mathrm{~m} \Omega$
The average output capacitance ( $\mathrm{C}_{\text {oss_avg }}$ ) is calculated based on the data sheet parameters for $\mathrm{C}_{\text {oss }}$, the
 in the design ( $\mathrm{V}_{\text {dsoE }}$ ) that is eventually applied to the MOSFET in the circuit. Equation 34 calculates the voltage across the MOSFET when switched off:
$V_{\text {dSQE }}=\frac{V_{\text {INMAX }}}{a_{1}}=\frac{80 \mathrm{~V}}{2.5}=32 \mathrm{~V}$

Equation 35 is the voltage where MOSFET Coss is specified and tested in the data sheet.
$\mathrm{V}_{\mathrm{ds}_{\text {spec }}}=40 \mathrm{~V}$
Equation 36 is the output capacitance of the selected MOSFET.
$\mathrm{C}_{\text {oss_spec }}=780 \mathrm{pF}$
The average output capacitance is calculated in Equation 37 as:
$C_{\text {oss_avg }}=C_{\text {oss_spec }} \times \sqrt{\frac{V_{\text {dsQE }}}{V_{\text {ds_spec }}}}=780 \mathrm{pF} \times \sqrt{\frac{32 \mathrm{~V}}{40 \mathrm{~V}}}=0.7 \mathrm{nF}$
Equation 38 is the RMS current that flows into the MOSFETs.
$\mathrm{I}_{\text {QE_RMS }}=\mathrm{I}_{\text {SRMS }}=24 \mathrm{~A}$
The MOSFET data sheet provides the typical gate charge curve (see Figure 4). The gate charge at the beginning of the Miller plateau is determined in Equation 39 as:
$\mathrm{QE}_{\text {MILLER_MIN }}=16 \mathrm{nC}$
The gate charge at the end of the Miller plateau is determined in Equation 40 as:
$\mathrm{QE}_{\text {MILLER_max }}=25 \mathrm{nC}$


Figure 4. Gate Charge Curve of BSC057N08NS3
Equation 41 lists the gate driver (UCC27511A-Q1) peak source current:
$\mathrm{I}_{\mathrm{P}}=8 \mathrm{~A}$
Therefore, the MOSFET switching rise and fall times are estimated in Equation 42 as:
$\mathrm{t}_{\mathrm{r}} \approx \mathrm{t}_{\mathrm{f}}=\frac{\mathrm{QE}_{\text {MILLER_max }}-\mathrm{QE}_{\text {MILLER_min }}}{\frac{\mathrm{I}_{\mathrm{P}}}{2}}=\frac{25 \mathrm{nC}-16 \mathrm{nC}}{\frac{8 \mathrm{~A}}{2}}=2.3 \mathrm{~ns}$

Therefore, the total losses of the MOSFETs are calculated in Equation 43 as:
$P_{Q E}=I_{Q_{-} \_R M S}{ }^{2} \times R_{d s(o n)}+\frac{P_{\text {OUT }}}{V_{\text {OUT }}} \times V_{d S Q E} \times\left(\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}}\right) \times \frac{\mathrm{F}_{\mathrm{SW}}}{2}+2 \times \mathrm{C}_{\mathrm{OSS} \_ \text {avg }} \times \mathrm{V}_{\mathrm{dsQE}}{ }^{2} \times \frac{\mathrm{F}_{\mathrm{SW}}}{2}+2 \times \mathrm{Q}_{\mathrm{gs}} \times \mathrm{V}_{\mathrm{gQE}} \times \frac{\mathrm{F}_{\mathrm{SW}}}{2}$
$=24 \mathrm{~A}^{2} \times 5.7 \mathrm{~m} \Omega+\frac{400 \mathrm{~W}}{12} \times 32 \mathrm{~V} \times(2.3 \mathrm{~ns}+2.3 \mathrm{~ns}) \times \frac{300 \mathrm{kHz}}{2}$
$=2 \times 700 \mathrm{pF} \times 32 \mathrm{~V}^{2} \times \frac{300 \mathrm{kHz}}{2}+2 \times 13 \mathrm{nC} \times 10 \mathrm{~V} \times \frac{300 \mathrm{kHz}}{2}$
$=3.28 \mathrm{~W}+4.9 \mathrm{~mW}+0.22 \mathrm{~W}+0.04 \mathrm{~W}$
$=3.55 \mathrm{~W}$

### 2.3.8 Input Capacitor Selection

The input capacitance is selected according to the holdup and ripple current requirements. The resonant tank frequency of the transformer is calculated in Equation 44 as:
$\mathrm{f}_{\mathrm{R}} \frac{1}{2 \times \pi \times \sqrt{\mathrm{L}_{\mathrm{S}} \times\left(2 \times \mathrm{C}_{\text {oss_QA_AVG }}\right)}}=\frac{1}{2 \times \pi \times \sqrt{0.33 \mu \mathrm{H} \times(2 \times 324 \mathrm{pF})}}=11 \mathrm{MHz}$
The time delay is defined in Equation 45 as:
$\mathrm{t}_{\mathrm{DELAY}}=\frac{2}{\mathrm{f}_{\mathrm{R}} \times 4}=\frac{2}{11 \mathrm{MHz} \times 4}=46 \mathrm{~ns}$
The effective duty cycle clamp ( $\mathrm{D}_{\text {clamp }}$ ) is calculated in Equation 46 as:
$D_{\text {clamp }}=\left(\frac{1}{F_{S W}}-t_{\text {DELAY }}\right) \times F_{S W}=\left(\frac{1}{300 \mathrm{kHz}}-46 \mathrm{~ns}\right) \times 300 \mathrm{kHz}=98 \%$
The capacitance must maintain the output regulation while the input voltage reaches the minimum ( $\mathrm{V}_{\text {drop }}$ ), which Equation 47 shows:
$\mathrm{V}_{\text {drop }}=20 \mathrm{~V}$
The input capacitance is calculated in Equation 48 based on the holdup time of $150 \mu \mathrm{~s}$ :
$\mathrm{C}_{\mathrm{IN}} \geq \frac{2 \times \mathrm{P}_{\text {OUT }} \times 150 \mu \mathrm{~s}}{\left(\mathrm{~V}_{\text {IN }}{ }^{2}-\mathrm{V}_{\text {drop }}{ }^{2}\right)}=\frac{2 \times 400 \mathrm{~W} \times 150 \mu \mathrm{~s}}{\left(36 \mathrm{~V}^{2}-20 \mathrm{~V}^{2}\right)}=134 \mu \mathrm{~F}$
The high frequency RMS current delivered from the input capacitor is calculated in Equation 49 as:
$\mathrm{I}_{\text {CINRMS }}=\sqrt{\mathrm{I}_{\text {PRMS } 1}{ }^{2}-\left(\frac{\mathrm{P}_{\text {OUT }}}{\mathrm{V}_{\text {INMIN }} \times \mathrm{a}_{1}}\right)}=\sqrt{13.2 \mathrm{~A}^{2}-\left(\frac{400 \mathrm{~W}}{36 \mathrm{~V} \times 2.5}\right)^{2}}=13.2 \mathrm{~A}$
The input capacitors must be selected such that the total RMS current withstand rate is higher than 13.2 A.

### 2.3.9 Configuration of UCC28951-Q1

The UCC28951-Q1 phase-shifted full-bridge controller must be configured properly to ensure the system works correctly and reliably. Figure 5 shows the components surrounding the controller.


Figure 5. UCC28951 Configuration

### 2.3.9.1 Current Sense Network

The current sense network must be designed such that it has strong noise immunity to avoid it being injected into the adaptive delay circuit, which causes faulty PWM driving signals.
The nominal peak current $\left(\mathrm{I}_{\mathrm{P} 1}\right)$ that flows at the minimum input voltage $\mathrm{V}_{\text {INMIN }}$ is calculated in Equation 50 as:
$\mathrm{I}_{\mathrm{P} 1}=\left(\frac{\mathrm{P}_{\text {OUT }}}{\mathrm{V}_{\text {OUT }} \times \eta}+\frac{\Delta \mathrm{I}_{\text {LOUT }}}{2}\right) \times \frac{1}{\mathrm{a}_{1}}+\frac{\mathrm{V}_{\text {INMAX }} \times \mathrm{D}_{\text {MAX }}}{\mathrm{L}_{\text {MAG }} \times \mathrm{F}_{\text {SW }}}$
$=\left(\frac{400}{12 \times 93 \%}+\frac{6.7 \mathrm{~A}}{2}\right) \times \frac{1}{2.5}+\frac{60 \times 70 \%}{80 \mu \mathrm{H} \times 300 \mathrm{kHz}}$
$=17.5 \mathrm{~A}$
Therefore, the current transformer (T1) for this design must have the current rating higher than the 17.5 A . A current transformer from Pulse Electronics (part number PA1005.100NL) has been selected for this design. The current-sensing frequency range is from 50 kHz to 1 MHz with a turns ratio of 100:1 (see Equation 51).
$a_{2}=\frac{I_{P}}{I_{S}}=100$
Figure 6 shows a schematic of the current transformer. The cycle-by-cycle current-limit threshold of the CS pin is $\mathrm{V}_{\mathrm{P}}=2 \mathrm{~V}$. With 200 mV of headroom left for slope compensation, the current sense resistor (R15 in parallel with R16) is calculated in Equation 52 as:
$\mathrm{R}_{\mathrm{S}}=\frac{\mathrm{V}_{\mathrm{P}}-0.2 \mathrm{~V}}{\frac{\mathrm{I}_{\mathrm{P} 1}}{\mathrm{a}_{2}} \times 1.1}=\frac{2 \mathrm{~V}-0.2 \mathrm{~V}}{\frac{\mathrm{I}_{\mathrm{P} 1}}{100} \times 1.1}=9.4 \Omega$
$R_{S}$ is selected as one $10-\Omega$ resistor and one $49.9-\Omega$ resistor placed in parallel, which results in $8.3 \Omega$ total. Equation 53 calculates the power losses for the $R_{s}$ :
$P_{R S}=\left(\frac{I_{\mathrm{PRMS} 1}}{\mathrm{a}_{2}}\right)^{2} \times \mathrm{R}_{\mathrm{S}}=\left(\frac{13.2 \mathrm{~A}}{100}\right)^{2} \times 8.3 \Omega=0.15 \mathrm{~W}$


Figure 6. Current Sense Network
The maximum voltage across D3 $\left(\mathrm{V}_{\mathrm{DA}}\right)$ is calculated in Equation 54 as:
$V_{D A}=V_{P} \times \frac{D_{C L A M P}}{1-D_{C L A M P}}=2 \times \frac{98 \%}{1-98 \%}=98 \mathrm{~V}$
This design uses a fast reverse-recovery diode (part number IN4148W) with 100 V of breakdown voltage. The power loss ( $\mathrm{P}_{\mathrm{DA}}$ ) for D3 is calculated in Equation 55 as:
$P_{\text {DA }}=\frac{P_{\text {OUT }} \times 1.3 \mathrm{~V}}{V_{\text {INMIN }} \times 93 \% \times \mathrm{a}_{2}}=\frac{400 \mathrm{~W} \times 1.3 \mathrm{~V}}{36 \mathrm{~V} \times 93 \% \times 100}=0.16 \mathrm{~W}$
The reset resistor R17 is placed to demagnetize the current transformer. The buildup voltage during the ON time of the current transformer is calculated in Equation 56 as:
$\mathrm{V}_{\mathrm{T} 10 \mathrm{~N}}=\mathrm{V}_{\mathrm{f}}+\left(\frac{\mathrm{l}_{\mathrm{PRMS} 1}}{\mathrm{a}_{2}}\right) \times \mathrm{R}_{\mathrm{S}}=1.3 \mathrm{~V}+\left(\frac{13.2 \mathrm{~A}}{100}\right) \times 10 \Omega=2.62 \mathrm{~V}$
The buildup voltage during the OFF time of the current transformer is calculated in Equation 57 as:
$V_{\text {T1OFF }}=\left(\frac{l_{\text {PRMS } 2}}{a_{2}}\right) \times R_{17}=\left(\frac{8.9 \mathrm{~A}}{100}\right) \times R_{17}$
Equation 58 and Equation Equation 59 are used to calculate R17 as $1.45 \mathrm{k} \Omega$ :
$\mathrm{V}_{\text {T1ON }} \times \mathrm{T}_{\text {1ON }}=\mathrm{V}_{\text {T1OFF }} \times \mathrm{T}_{\text {1OFF }}$
$\frac{T_{\text {1ON }}}{T_{\text {1OFF }}}=\frac{D_{\text {MAX }}}{1-D_{\text {MAX }}}$
Resistor R32 and capacitor C34 form a low-pass filter for the current sense signal pin 15 with Equation 60 calculating a cutoff frequency of:
$\mathrm{f}_{\mathrm{L}}=\frac{1}{2 \times \pi \times \mathrm{R}_{32} \times \mathrm{C}_{34}}=\frac{1}{2 \times \pi \times 100 \times 820 \mathrm{pF}}=2 \mathrm{MHz}$

### 2.3.9.2 Voltage Amplifier

The voltage amplifier reference voltage (pin 2, EA+) is set by a voltage divider (R44 and R45 as the schematic in Figure 5 shows) from the internal reference pin ( $\mathrm{V}_{\text {REF }}$ ). R44 and R45 are both selected as $10 \mathrm{k} \Omega$ to set the reference to 2.5 V . A $1-\mu \mathrm{F}$ decoupling capacitor is placed close to the $\mathrm{V}_{\text {REF }}$ pin to filter out the high-frequency noise.
The DC output voltage is set by the voltage divider R29 and R35 + R48. The feedback regulation voltage is set to 2.5 V according to Equation 61.
$V_{\text {EA- }}=V_{\text {OUT }} \times \frac{R_{35}+R_{48}}{R_{29}+R_{35}+R_{48}}=2.5 \mathrm{~V}$

### 2.3.9.3 Compensation Network

The compensation network comprises the feedback components C30, C31, and R34, as Figure 7 shows. The components must be placed as close as possible to pin 3 and pin 4.


Figure 7. Compensation Network
The load impedance ( $\mathrm{R}_{\text {LOAD }}$ ) is calculated in Equation 62 as:
$R_{\text {LOAD }}=\frac{V_{\text {OUT }}{ }^{2}}{P_{\text {OUT }}}=\frac{12 \mathrm{~V}^{2}}{400 \mathrm{~W}}=0.36 \Omega$
The compensator gain $\left(\mathrm{G}_{\text {gain }}\right)$ in Equation 63 is set to:
$G_{\text {gain }}=\frac{R_{34}}{R_{29}}=\frac{10 \mathrm{k}}{13.3 \mathrm{k}} \approx 0.75$
The compensation zero in Equation 64 is set at the pole frequency formed by the load and output capacitors:
$\frac{1}{2 \times \pi \times \mathrm{C}_{31} \times \mathrm{R}_{34}}=\frac{1}{2 \times \pi \times \mathrm{C}_{\text {OUT }} \times \mathrm{R}_{\text {LOAD }}}$
where,

- $\mathrm{C}_{\text {out }}$ is the total output capacitance,
- $R_{\text {LOAD }}$ is the load impedance.

INSTRUMENTS

The compensation pole in Equation 65 is set at the ESR frequency of the output capacitors:
$\frac{1}{2 \times \pi \times \mathrm{C}_{30} \times \mathrm{R}_{34}}=\frac{1}{2 \times \pi \times \mathrm{C}_{\text {OUT }} \times \mathrm{ESR}}$
where,

- ESR is the equivalent series resistance of the output capacitor.

C 30 and C31 have been selected as 330 pF and $0.01 \mu \mathrm{~F}$ per the standard values.

### 2.3.9.4 Soft-Start Capacitor

The UCC28951-Q1 implements a soft-start function to limit the inrush current during start-up. The softstart time is selected as $5.7 \mathrm{~ms} . \mathrm{C}_{\mathrm{ss}}$ is calculated in Equation 66 as:
$C_{S S}=\frac{t_{\text {SS }} \times 25 \mu \mathrm{~A}}{V_{E A-}+0.55}=48 \mathrm{nF}$

### 2.3.9.5 Adaptive Delay DELAB, DELCD, and ADEL

The UCC28951-Q1 offers two different adaptive delay management techniques which improve the efficiency over a wide load current range:

1. ADEL - This technique sets and optimizes the dead-time control for the primary switches over a wide load current range. The technique also sets the delay between one of the outputs (OUTA or OUTB) going low and the other output going high.
2. ADELEF - This technique sets and optimizes the delay-time control between the primary side switch OUTA or OUTB going low and the secondary side switch OUTF or OUTE going low.
The resistor R51 connected from DELAB pin to GND, along with the resistor divider R41 and R53 connected from CS pin to GND, sets the delay time between the PWM outputs to the MOSFETs at the same bridge, pin OUTA or OUTB going low, and the other output going high, which is represented as $\mathrm{T}_{\mathrm{ABSET} 1}$ or $\mathrm{T}_{\mathrm{ABSET} 2}$ in Figure 8.
The CS signal fed into the ADEL pin settles and the dead-time control for the primary side switches dependent of the load current change. The delay time varies reversely proportional to the CS signal amplitude. The delay time gradually increases from $\mathrm{T}_{\text {ABSET1 }}$, which is measured at $\mathrm{V}_{\mathrm{cs}}=1.5 \mathrm{~V}$, to $\mathrm{T}_{\mathrm{ABSET} 2}$, which is measured at $\mathrm{V}_{\mathrm{cs}}=0.2 \mathrm{~V}$. The delay time is fixed, independent of the load, when a fixed voltage is applied to the ADEL pin.


Figure 8. Delay Definitions Between OUTA and OUTB, OUTC, and OUTD

The turnon delay of primary MOSFETs Q9 (PWM signal OUTB) after Q2 (PWM signal OUTA) is initially set based on the interaction of leakage inductance $L_{s}$ and the theoretical switch node capacitance. The resonant tank frequency is calculated in Equation 67 as:
$f_{R}=\frac{1}{2 \times \pi \times \sqrt{L_{S} \times\left(2 \times C_{\text {OSS_QA_AVG }}\right)}}=\frac{1}{2 \times \pi \times \sqrt{0.33 \mu \mathrm{H} \times(2 \times 324 \mathrm{pF})}}=11 \mathrm{MHz}$

The initial $\mathrm{t}_{\text {ABSET }}$ is calculated in Equation 68 as:
$\mathrm{t}_{\text {ABSET }}=\frac{2.25}{\mathrm{f}_{\mathrm{R}} \times 4}=52 \mathrm{~ns}$
The coefficient $K_{A}$ defines how significantly the delay time depends on the CS voltage. $K_{A}$ varies from 0 , where the ADEL pin is shorted to ground $(\mathrm{R} 53=0)$ and the delay does not depend on CS voltage, to 1 , where $A D E L$ is tied to $C S(R 41=0)$. In this design $K_{A}$ is set as shown in the following Equation 69:
$K_{A}=\frac{R_{53}}{R_{53}+R_{40}}=1$
Therefore, the resistor from DELAB to GND R51 is calculated in Equation 70 as:
$R_{51}=\frac{T_{\text {ABSET }} \times\left(0.26 \mathrm{~V}+\mathrm{V}_{\mathrm{CS}} \times \mathrm{K}_{\mathrm{A}} \times 1.3\right)}{5}=13 \mathrm{k} \Omega$
where,

- $\mathrm{V}_{\mathrm{CS}}$ is the voltage seen from pin CS when ZVS is expected to occur.

The turnon delays of OUTC and OUTD are set the same as $\mathrm{T}_{\text {ABSET }}$; therefore, R50 is selected as $13 \mathrm{k} \Omega$, as well. The reflected output current is present in the primary of the transformer during the switching transient of MOSFETs Q3 and Q10.

### 2.3.9.6 Adaptive Delay DELEF, ADELEF

The resistor R49 from DELEF pin to GND, along with the resistor divider R42 and R43 from CS pin to GND, sets the delay time between the PWM outputs to the MOSFETs at the primary side, pin OUTA or OUTB going low, and the related output OUTF or OUTE going low, which is represented as $\mathrm{T}_{\text {AFSET1 }}$ or $\mathrm{T}_{\text {AFSET2 }}$ in Figure 9.


Figure 9. Delay Definitions Between OUTA and OUTF, OUTB, and OUTE
The turnoff delay of synchronous MOSFET Q1, Q4, and Q5 (PWM signal OUTE) after the turnoff of primary MOSFET Q9 (PWM signal OUTB) is set as 80 ns .
The CS voltage influence of $T_{\text {AFSET }}$ has the same implied adaptive delay mechanism as the ADEL circuitry. In this design, the voltage fed into the ADELEF pin is tied to ground through a 10-k resistor; therefore, the coefficient $\mathrm{K}_{\mathrm{EF}}$ is defined in Equation 71 as:
$\mathrm{K}_{\mathrm{EF}}=\frac{\mathrm{R}_{54}}{\mathrm{R}_{54}+\mathrm{R}_{42}}=0$
The resistor from DELEF to GND R49 is calculated in Equation 72 as:
$R_{49}=\frac{\left(T_{\text {AFSET }}-4 \mathrm{~ns}\right) \times\left(2.65 \mathrm{~V}-\mathrm{V}_{\mathrm{CS}} \times \mathrm{K}_{\mathrm{EF}} \times 1.32\right)}{5}=13 \mathrm{k} \Omega$

Figure 10 shows an overview of the PWM switching and output waveforms of the phase-shifted full-bridge converter.


Figure 10. PWM Control and Output Waveforms of Phase-Shifted Full-Bridge Converter

### 2.3.9.7 Minimum Pulse (TMIN)

To enable ZVS at a light load, place resistor RTMIN between the TMIN pin to GND to set a fixed minimum pulse width. If the output PWM pulse that the feedback loop demands is shorter than TMIN, the converter enters burst mode where an even number of TMIN pulses are followed by the OFF time dictated by the feedback loop. The TMIN duration must be selected such that it is sufficient for raising the magnetizing current in the power transformer to maintain ZVS. Figure 11 shows the typical start-up waveform and burst mode operation of the UCC28951-Q1.


Figure 11. UCC28951-Q1 Start-Up Waveform and Burst Mode Operation
The minimum ON time for this design is set to $350 \mathrm{~ns} . \mathrm{R}_{\text {TMIN }}$ is calculated in Equation 73 as:
$\mathrm{R}_{\text {TMIN }}=\frac{\mathrm{t}_{\mathrm{MIN}}}{5.92}=60 \mathrm{k} \Omega$

### 2.3.9.8 Switching Frequency

The external resistor $R_{T}$, which is connected from the RT pin to the VREF pin, sets the switching frequency of the UCC28951-Q1. A switching frequency of 300 kHz is selected as a compromise between component size and efficiency. The value of $R_{T}$ is calculated in Equation 74 as:
$R_{T}=\left(\frac{2.5 \times 10^{6}}{\mathrm{~F}_{\mathrm{SW}}}-1\right) \times\left(\mathrm{V}_{\mathrm{REF}}-2.5 \mathrm{~V}\right)=18.3 \mathrm{k} \Omega$

### 2.3.9.9 Slope Compensation

Slope compensation is required to prevent a sub-harmonic oscillation in the peak current-mode control [4]. Implement slope compensation by setting $\mathrm{R}_{\text {sum }}$ with the following equations. The inductor current-ramp downslope as seen at the CS pin input is calculated in Equation 75 as:
$m_{0}=\frac{V_{\text {OUT }}}{L_{\text {OUT }}} \times \frac{R_{S}}{a_{1} \times a_{2}}=\frac{12}{2.1 \mu \mathrm{H}} \times \frac{10}{2.5 \times 100}=0.23 \frac{\mathrm{~V}}{\mu \mathrm{~S}}$
where,

- $\mathrm{L}_{\text {out }}$ is the output inductance,
- $\mathrm{R}_{\mathrm{S}}$ is the current sense resistor,
- $a_{1}$ is the turns ratio of the power transformer from the primary side to the secondary side $\left(N_{p} / N_{s}\right)$,
- $a_{2}$ is the turns ratio of the current transformer from the secondary side to the primary side ( $I_{\mathrm{P}} / I_{\mathrm{s}}$ ).

The slope of the additional ramp $\left(m_{e}\right)$, which is added to the CS signal, is obtained by placing the resistor ( $R_{\text {sum }}$ ) to ground. The value for $m_{e}$ is calculated in Equation 76 as:
$\mathrm{m}_{\mathrm{e}}=\left(\frac{2.5}{0.5 \times \mathrm{R}_{\text {SUM }}}\right) \frac{\mathrm{V}}{\mu \mathrm{S}}$
The next step is to allow $m_{e}$ to equalize $m_{0}$; therefore, $R_{\text {Sum }}$ is calculated in Equation 77 as:
$\mathrm{R}_{\text {SUM }}=\left(\frac{2.5 \times 2}{0.23}\right) \mathrm{k} \Omega=21.7 \mathrm{k} \Omega$
A 20-k $\Omega$ resistor (R47) is chosen.

### 2.3.9.10 Dynamic SR ON/OFF Control

The voltage at the DCM pin, which is provided by the resistor divider $R_{\text {DCMHI }}$ ( R 39 ) between the VREF pin and DCM and the $R_{\text {DCM }}$ (R52) from the DCM pin to GND. This votlage at the DCM pin sets the percentage of the 2-V current limit threshold for the current sense pin (CS). If the CS pin voltage falls below the DCM pin threshold voltage, then the controller initiates the light-load power-saving mode and shuts down the synchronous rectifiers, OUTE and OUTF. If the CS pin voltage is higher than the DCM pin threshold voltage, then the controller runs in CCM mode.
This design sets the percentage to approximately $10 \%$ of the load current. The threshold is calculated in Equation 78 as:
$V_{R S}=\frac{\left(\frac{P_{\text {OUT }} \times 0.15}{V_{\text {OUT }}}+\frac{\Delta \mathrm{L}_{\text {LOUT }}}{2}\right) \times R_{\mathrm{S}}}{\mathrm{a}_{1} \times \mathrm{a}_{2}}=\frac{\left(\frac{400 \times 0.15}{12}+\frac{6.7 \mathrm{~A}}{2}\right) \times 8.3 \Omega}{2.5 \times 100}=0.27 \mathrm{~V}$
Set a standard resistor value for $\mathrm{R}_{\mathrm{DCM}}$ (Equation 79):
$R_{\text {DCM }}=1 \mathrm{k} \Omega$
The resistor value of $\mathrm{R}_{\text {DСМН }}$ is calculated in Equation 80 as:
$\mathrm{R}_{\mathrm{DCMHI}}=\frac{\mathrm{R}_{\mathrm{DCM}} \times\left(\mathrm{V}_{\mathrm{REF}}-\mathrm{V}_{\mathrm{RS}}\right)}{\mathrm{V}_{\mathrm{RS}}}=\frac{1 \mathrm{k} \times(5-0.27 \mathrm{~V})}{0.27 \mathrm{~V}}=17.5 \mathrm{k} \Omega$
The resistor value of $R_{\text {DCMHI }}$ is finally tuned to be $19.1 \mathrm{k} \Omega$.

## 3 Getting Started Hardware

### 3.1 Hardware

Figure 12 and Figure 13 show the PCB board image of TIDA-01407 from the top side and bottom side, respectively. These board images show the input and output connectors, power transformer, gate drivers, and the PCB area of the RC snubber.


Figure 12. TIDA-01407 PCB Board-Top Side


Figure 13. TIDA-01407 PCB Board—Bottom Side

InSTRUMENTS

## 4 Testing and Results

### 4.1 Start-Up and Power Down

Figure 14 shows the start-up waveform of the converter. As the waveform shows, the converter is powered up with a duration of 5.7 ms . Figure 15 shows the power down of the converter, where a duration of approximately $370 \mu \mathrm{~s}$ has been observed.


Figure 14. Start-Up Waveforms of TIDA-01407

NOTE: From top to bottom: CH 4 - Input voltage, CH 3 - Output voltage, CH 1 - Gate drive B


Figure 15. Power Down Waveform of TIDA-01407

NOTE:
CH3: Output voltage

### 4.2 Output Voltage Ripple

The output voltage ripple of TIDA-01407 is measured under light-load and full-load conditions, respectively. The input voltage is kept constant as 48 V . Figure 16, Figure 17, and Figure 18 show the waveforms. As the waveforms show, less than 20 mV of peak-to-peak ripple voltage is obtained at a 33.3-A full load.


Figure 16. Output Voltage Ripple of TIDA-01407 With $\mathrm{V}_{\mathbb{I}}=48 \mathrm{~A}$ and No Load


Figure 17. Output Voltage Ripple of TIDA-01407 With $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}$ and $\mathrm{I}_{\text {out }}=15 \mathrm{~A}$


Figure 18. Output Voltage Ripple of TIDA-01407 With $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~A}$ and $\mathrm{I}_{\mathrm{OUT}}=33.3 \mathrm{~A}$

### 4.3 Full Bridge Gate Drives and Primary Switch Node Voltages

The gate drive signals versus the switch node voltages of the primary side switches are measured under various load conditions (see Figure 19 to Figure 24). As the waveforms show, the ZVS resonance occurs earlier when the load current increases.

### 4.3.1 Under 5-A Load

Figure 19 and Figure 20 show the gate drive signals versus the switch node voltages of the primary side switches under a 5-A load.


Figure 19. Switch Node AB (SW_AB) and Gate Drive B

NOTE: From top to bottom: CH1 - Drain-to-emitter voltage of Q9, CH3 - Gate drive voltage of Q9


Figure 20. Switch Node CD (SW_CD) and Gate Drive D

NOTE: From top to bottom: CH 2 - Drain-to-emitter voltage of Q10, CH3 - Gate drive voltage of Q10

### 4.3.2 Under 15-A Load

Figure 21 and Figure 22 show the gate drive signals versus the switch node voltages of the primary side switches under a $15-\mathrm{A}$ load.


Figure 21. Switch Node AB (SW_AB) and Gate Drive B

NOTE: From top to bottom: CH1 - Drain-to-emitter voltage of Q9, CH3 - Gate drive voltage of Q9


Figure 22. Switch Node CD (SW_CD) and Gate Drive D

NOTE: From top to bottom: CH 2 - Drain-to-emitter voltage of Q10, CH3 - Gate drive voltage of Q10

### 4.3.3 Under 33.3-A Load

Figure 23 and Figure 24 show the gate drive signals versus the switch node voltages of the primary side switches under a 33.3-A load.


Figure 23. Switch Node AB (SW_AB) and Gate Drive B

NOTE: From top to bottom: CH1 - Drain-to-emitter voltage of Q9, CH3 - Gate drive voltage of Q9


Figure 24. Switch Node CD (SW_CD) and Gate Drive D

NOTE: From top to bottom: CH2 - Drain-to-emitter voltage of Q10, CH3 - Gate drive voltage of Q10

### 4.4 Transition of SR From DCM to CCM

The synchronous rectifier (SR) MOSFETs at the secondary side are switched on when the converter runs from discontinuous conduction mode (DCM) into continuous conduction mode (CCM), during which the current flow path changes from the secondary side of the field-effect transistor (FET) body diode to the MOSFET channel. A comparison of Figure 25 and Figure 26 shows that there is a 730-mV voltage drop across the MOSFET body diode when the converter is running in DCM.


Figure 25. Switch Node Voltages of Synchronous Rectification MOSFETs When Converter Runs in DCM

NOTE: From top to bottom: CH 4 - Switch node voltage of $\mathrm{Q} 6, \mathrm{CH} 3$ - Switch node voltage of Q1


Figure 26. Switch Node Voltages of Synchronous Rectification MOSFETs When Converter Runs in CCM

NOTE: From top to bottom: CH 4 - Switch node voltage of $\mathrm{Q} 6, \mathrm{CH} 3$ - Switch node voltage of Q1

### 4.5 Efficiency

The efficiency of TIDA-01407 is measured under conditions of varying input voltages. Figure 27 shows the measurement setup. Two precision digital multimeters are placed at the input for measuring the input voltage and input current, respectively. One multimeter is placed at the output for measuring the output voltage. The output current is indirectly measured by the voltage drop from a precision shunt resistor.


Figure 27. Experiment Setup of Efficiency Measurement

Figure 28 shows the measured efficiency of TIDA-01407. As the graph shows, a peak efficiency of $95.5 \%$ is achieved at a $36-\mathrm{V}$ input voltage and $22-\mathrm{A}$ load.


Figure 28. Measured Efficiency Under Input Voltages of 36 V, 48 V, and 60 V

### 4.6 Switch Node Waveforms of Synchronous Rectifier

Figure 29 shows the switch node voltage of the synchronous rectifier at the secondary side. The resistor-capacitor-diode (RCD) clamping circuit must be fine-tuned to protect the MOSFETs from overvoltage. The RCD clamp is formed by diodes D1, D2; resistors R2, R3, R4, and R5; and capacitors C6 and C7. As the waveform shows, the ringing peak is mitigated below 61 V .


Figure 29. Switch Node Voltage of Synchronous Rectifier Under $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=33 \mathrm{~A}$

NOTE: From top to bottom: CH 3 - Switch node voltage of Q1, CH 4 - Switch node voltage of Q6


Figure 30. Switch Node Voltages and Voltage Across Transformer Primary Winding Under $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=33 \mathrm{~A}$

NOTE: From top to bottom: CH1 - Switch node voltage of Q9, CH2 - Switch node voltage of Q10, CH3 - Switch node voltage of Q1, CH4 - Switch node voltage of Q6, Ma - Voltage across transformer primary winding

### 4.7 Load Regulation

Load regulation measurements show the percent of deviation from the nominal output voltage as a function of output current. The experiment setup is the same as that of the efficiency measurement shown in Figure 27. Figure 31 shows the measured results with $48-\mathrm{V}$ and $60-\mathrm{V}$ input voltages.


Figure 31. Load Regulation With $\mathrm{V}_{\text {IN }}=48 \mathrm{~V}$ and $\mathrm{V}_{\text {IN }}=60 \mathrm{~V}$

### 4.8 Load Transient Response

The load transient response presents how well a power supply copes with the changes in the load current demand. Figure 32 shows the load transient response of TIDA-01407. The load is switching from 16.5 A to 33 A with a period of 5 ms and a $50 \%$ duty cycle. The input voltage is set to 60 V .


Figure 32. Load Transient Response With $\mathrm{V}_{\mathrm{IN}}=60 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{OUT}}$ Switching Between 33 A and 16.5 A

NOTE: From top to bottom: CH3 - Output voltage ripple, CH4 - Load current
Figure 33 shows the load transient response when the input voltage is 48 V . The load is switching from 33 A to 16.5 A with a period of 5 ms and a $50 \%$ duty cycle.


Figure 33. Load Transient Response With $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}$ and $\mathrm{I}_{\text {OUT }}$ Switching Between 33 A and 16.5 A

NOTE: From top to bottom: CH 3 - Output voltage ripple, CH 4 - Load current

### 4.9 Thermal Images

The thermal imageshows the design board measurements under full load conditions. The circuit runs at room temperature for 15 minutes. A 48-V nominal voltage is applied. The converter is loaded with 33 A and the output power is 400 W . Figure 34 shows the temperature of the primary side switches Q2, Q9, Q3, and Q10. As the thermal image shows, the peak temperature is $81.2^{\circ} \mathrm{C}$.


Figure 34. Thermal Image of Primary Side Switches (Q2, Q9, Q3, and Q10)

NOTE: $\mathrm{V}_{\text {IN }}=48 \mathrm{~V}, \mathrm{P}_{\text {OUT }}=400 \mathrm{~W}$
Figure 35 shows the temperature of the power transformer T 2 . As the thermal image shows, the peak temperature is $63.4^{\circ} \mathrm{C}$.


Figure 35. Thermal Image of Power Transformer T2

NOTE: $\mathrm{V}_{\text {IN }}=48 \mathrm{~V}, \mathrm{P}_{\text {out }}=400 \mathrm{~W}$

Figure 36 shows the temperature of the synchronous MOSFETs at the secondary side. As the thermal image shows, the peak temperature is $76^{\circ} \mathrm{C}$.


Figure 36. Thermal Image of Secondary Side Synchronous Rectifier (Q1, Q4, Q5, Q6, Q7, and Q8)

NOTE: $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}, \mathrm{P}_{\text {OUT }}=400 \mathrm{~W}$
Figure 37 shows the temperature of the output inductor L1. As the thermal image shows, the peak temperature is $41.7^{\circ} \mathrm{C}$.


Figure 37. Thermal Image of Output Inductor (L1)

NOTE: $\mathrm{V}_{\text {IN }}=48 \mathrm{~V}, \mathrm{P}_{\text {OUT }}=400 \mathrm{~W}$

Texas
INSTRUMENTS

### 4.10 Control Loop Frequency Response

The control loop frequency response represents the stability of the power supply system. The TIDA-01407 loop frequency response is measured under various loads and input voltages, respectively. Figure 38 shows the loop frequency response with a 48-V input voltage, 16.5-A load, and 33-A load, respectively. As the graph shows, phase margins of $59.54^{\circ}$ and $63.46^{\circ}$ are achieved, respectively.


Figure 38. Loop Frequency Response of TIDA-01407 With $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}$ and 16.5-A Load and 33-A Load
Figure 39 shows the loop frequency response with a $60-\mathrm{V}$ input voltage, 16.5-A load, and $33-\mathrm{A}$ load, respectively. As the graph show, phase margins of $57.63^{\circ}$ and $58.35^{\circ}$ are achieved, respectively.


Figure 39. Loop Frequency Response of TIDA-01407 With $\mathrm{V}_{\text {IN }}=60 \mathrm{~V}$

## 5 Design Files

### 5.1 Schematics

To download the schematics, see the design files at TIDA-01407.

### 5.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-01407.

### 5.3 PCB Layout Recommendations

### 5.3.1 Layout Prints

To download the layer plots, see the design files at TIDA-01407.

### 5.3.2 Layout Guidelines

The TIDA-01407 design implements a four-layer PCB. Figure 40 lists the board material, copper thickness, and the dielectric distance in between the layers.

|  | Layer Name | Type | Material | Thickness (mm) | Dielectric Material | Dielectric Constant | Pulback (mm) | Orientation | Coverlay Expansion |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Top Overlay | Overlay |  |  |  |  |  |  |  |
|  | Top Solder | Solder Mask/Cov... | Surface Material | 0.01016 | Solder Resist | 3.5 |  |  | 0 |
| $\square \square \square \square \square$ | Top Layer | Signal | Copper | 0.03556 |  |  |  | Top |  |
|  | Dielectric1 | Dielectric | Core | 1.50368 | FR-4 | 4.8 |  |  |  |
| $\square \quad \square \quad \square \quad \square \quad \square$ | Signal Layer 1 | Signal | Copper | 0.03599 |  |  |  | Not Allowed |  |
| $\longrightarrow$ | Dielectric 3 | Dielectric | Prepreg | 0.127 |  | 4.2 |  |  |  |
| $\square \quad \square$ | Signal Layer 2 | Signal | Copper | 0.03599 |  |  |  | Not Allowed |  |
|  | Dielectric 2 | Dielectric | Core | 0.254 |  | 4.2 |  |  |  |
| $\square \square \square \square \square$ | Bottom Layer | Signal | Copper | 0.03556 |  |  |  | Bottom |  |
|  | Bottom Solder | Solder Mask/Cov... | Surface Material | 0.01016 | Solder Resist | 3.5 |  |  | 0 |
|  | Bottom Overlay | Overlay |  |  |  |  |  |  |  |

Figure 40. Layer Stack of TIDA-01407
Figure 41 shows the placement of the input capacitors. TI recommends to place the input capacitors as close as possible to the current transformer T1.


Figure 41. Placement of Input Capacitors and Current Transformer T1

INSTRUMENTS

Figure 42 shows the Kelvin connection from the current transformer T1 to the UCC29851-Q1 current sense pin. The two traces are kept close and identical to minimize the differential noise crosstalks.


Figure 42. Placement of RC Filtering Network for Current Sense Pin (PCB Top Side)
Figure 43 shows the placement of synchronous rectification MOSFETs and the power transformer T2. The synchronous rectification MOSFETs Q1, Q4, Q5, Q6, Q7, and Q8 are placed as close as possible to the transformer secondary winding to minimize the current loop.


Figure 43. Synchronous Rectification MOSFETs and Power Transformer T2

Figure 44 shows the placement of the synchronous rectification MOSFETs at the transformer secondary side and the RC snubber circuit. The snubber circuit is placed close to the MOSFETs to keep the currentflowing loop tight.


Figure 44. Placement of Synchronous Rectification MOSFETs and Snubber Circuit
Figure 45 shows the placement of the gate driver and the MOSFETs at the converter primary side. These components are placed closely to minimize the gate-drive current-flowing loop. The gate-drive currentflowing loop starts from the bootstrap capacitor C40, controller IC, gate resistor, MOSFET Q2, and then circles back to the capacitor C40.


Figure 45. Placement of Gate Driver and MOSFETs at Converter Primary Side

Figure 46 shows the placement of the UCC28951-Q1 controller and components surrounding it for configuration. The components are placed as close as possible to the IC to avoid any noise coupling. See the Layout Guidelines section in the UCC28951-Q1 data sheet for more details [5].


Figure 46. Placement of UCC28951 Controller and Components for Configuration
Figure 47 shows the placement of compensation network components. These components are placed on the same side of the controller and as close as possible to the controller.


Figure 47. Placement of Compensation Network

### 5.4 Altium Project

To download the Altium project files, see the design files at TIDA-01407.

### 5.5 Gerber Files

To download the Gerber files, see the design files at TIDA-01407.

### 5.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-01407.

## 6 Related Documentation

1. Texas Instruments, Automotive Wide $V_{I N}$ Front-End Power Reference Design With Cold Crank Operation and Transient Protections, TIDA-01179 Reference Design (TIDUC53)
2. Texas Instruments, A Design Review of a Full-Featured 350-W Offline Power Converter, PMP5568 Test Results (TIDU186)
3. Texas Instruments, UCC28950 600-W Phase-Shifted, Full Bridge Application Report, Application Report (SLUA560)
4. Texas Instruments, Modeling, Analysis and Compensation of the Current-Mode Converter, Application Note (SLUA101)
5. Texas Instruments, UCC28951-Q1 Phase-Shifted Full-Bridge Controller for Wide Input-Voltage Range Applications, UCC28951-Q1 Data Sheet (SLUSCK4)

### 6.1 Trademarks

All trademarks are the property of their respective owners.

## 7 Terminology

AFE— Analog front end
AEC- Automotive Electronics Council
ESR- Equivalent series resistance
EMI- Electromagnetic interference
EMC- Electromagnetic compatibility
DM— Differential mode
CM- Common mode
DCM— Discontinuous conduction mode
CCM— Continuous conduction mode
UVLO— Undervoltage lockout
MOSFET— Metal-oxide-semiconductor field-effect transistor
CISPR— International Special Committee on Radio Interference
PE— Protective earth
RMS— Root mean square
SR-Synchronous rectifier
BOM- Bill of material
OEM— Original equipment manufacturer
PCB— Printed-circuit board
HEV- Hybrid electric vehicle
EV- Electric vehicle

## 8 About the Author

XUN GONG is an Automotive Systems Engineer at Texas Instruments, where he is responsible for developing reference design solutions for the automotive segment in HEV/EV Power Train applications. Xun brings to this role expertise in the field of IGBT and SiC (Silicon Carbide) power transistors, EMI and EMC in motor drives, non-isolated and isolated DC-DC converters up to several hundred Watt. Xun achieved his Ph.D. in Electrical Engineering from Delft University of Technology in Delft, Netherlands. Xun Gong won the FirstPrize Paper Award of the IEEE Journal Transactions on Power Electronics in the year of 2014.
RYAN MANACK is the Power Design Services Manager for Automotive, Communications and Enterprise Compute markets. He is responsible for delivering over 350 custom power supply designs a year for global customers in these verticals. Ryan brings to this role expertise in the fields of point of load DC-DC, multiphase DC-DC and isolated DC-DC converters, including half-bridge, full-bridge, and phase-shifted full-bridge converters. He also has five years of experience as a Field Applications Engineer supporting major Consumer Electronic and Enterprise Compute accounts in Silicon Valley. Ryan has a Bachelor's of Science in Electrical Engineering degree from the University of Texas at Austin.

## IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('Tl") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

Tl's provision of TI Resources does not expand or otherwise alter Tl's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.
You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.
You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.
This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, Tl's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

