**TI Designs: TIDA-01584**

**Power Sequencing Reference Design Using Load Switches**

### Description

This reference design demonstrates various power-sequencing configurations using load switches. Power sequencing is critical in voltage rails that must turn on in specific orders to ensure operational safety and reliability. Sequencing the rails also helps stagger the inrush current during power-up, which reduces system stress and prevents unexpected reverse bias conditions. By using integrated load switches, the timing of each voltage rail can be adjusted independently without extensive processor intervention or external digital components. The load switch timing sequence can be controlled through the timing capacitance (C\text{t}) pin for adjusting the rise time and the quick-output discharge (QOD) pin for adjusting the fall time. This design is useful in applications, such as multi-function printers (MFPs) and set-top box (STB), where specific timing sequences are required to turn on various subsystems and processor rails.

### Features

- Three Different Power Sequencing Configurations: CT Configuration, QOD Configuration, and Independent GPIO Configuration
- Adjustable Timing Thresholds Using CT to Control Rise Time and QOD to Control Power Down Timing
- Pin-to-pin Footprints Allow for Swapping Between Multiple Load Switches for Different Voltage, Current, and $R_{\text{ON}}$ Requirements
- Graceful Shutdown Sequencing During Unexpected System Power Loss
- Load Switches Offer Smaller Solution Size and Lower Component Count When Compared to Discrete MOSFET Solutions

### Applications

- Multi-Function Printers (MFP)
- Set-Top Box (STB)
- Remote Radio Unit
- Base Band Unit

### Resources

- **TIDA-01584** Design Folder
- **TPS22918** Product Folder
- **TPS22810** Product Folder
- **TPS22917** Product Folder
- **TPS22975** Product Folder
1 System Description

Many applications require controlled power-up and power-down sequences to properly operate subsystems and downstream components. This reference design showcases three different power-sequencing configurations that use integrated load switches. Power sequencing can be achieved by connecting various jumpers, resistors, and capacitors on the board. Because timing constraints vary greatly between different applications and processor-to-processor communications, this design is not limited to specific timing constraints or sequences. Instead, the design allows the user to configure multiple timing configurations to fit their unique system specifications. Using load switches ensures that subsystems will power up and down in a safe and reliable fashion while housing a smaller footprint in comparison to a discrete MOSFET implementation.

The first power-sequencing configuration routes a single GPIO to the enable (ON) pin of the three load switches. When the GPIO (ON1) is enabled, the three load switches turn on at the same time. By adjusting the capacitance on the timing capacitance pin (CT pin), the voltages on the different channels ramp up at different times. A larger capacitance on the CT pin results in a longer ramp-up time. The ramp-up time is measured by changing the slope of the rise time, called the *slew rate*. An example of this configuration is shown in Figure 1.

The second power-sequencing configuration also contains a single GPIO, but the configuration is only connected to the first load switch. The output of the first load switch, QOD, is connected to the enable pin of the second load switch, effectively *daisy-chaining* the devices together. QOD pulls V_OUT to ground whenever the device is turned off, which prevents the output from *floating* or entering an undetermined state. Connecting various resistors to the QOD pin changes the rate that the output is falls to ground. By connecting QOD to the enable pin of the next load switch in parallel to an external capacitor, this connection creates an RC delay. This connection creates a power sequencing configuration that is dependent on the timing of an external RC delay. The CT pins on all three load switches can be connected to the same capacitance value, which ensures that each voltage rail ramps up with the same slew rate. The block diagram in Figure 3 explains the configuration in more detail.

The third power-sequencing configuration leaves the three load switch channels independent, which requires external control signals to control the timing sequence. Some of these external devices can include digital timing ICs, supply voltage supervisors (SVS), or external oscillators. The CT pin can be used alongside the external timing component to further customize timing windows.

In each of the three power-sequencing configurations, power-down sequencing is achieved by adjusting the resistance on the QOD pin. By increasing the external resistance from V_OUT to QOD, the current decreases into the QOD pin and increases the time for the rail to power off.

1.1 Key System Specifications

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SPECIFICATIONS</th>
<th>DETAILS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage range(1)</td>
<td>V_IN</td>
<td>1 V to 5.5 V</td>
</tr>
<tr>
<td>Output voltage range(1)</td>
<td>V_OUT</td>
<td>1 V to 5.5 V</td>
</tr>
<tr>
<td>Maximum load current(1)</td>
<td>I_OUT</td>
<td>2 A</td>
</tr>
<tr>
<td>Number of power rails</td>
<td></td>
<td>Three channels</td>
</tr>
<tr>
<td>Typical TPS22918 turn-on time</td>
<td>t_ON</td>
<td>135 µs</td>
</tr>
<tr>
<td>Output capacitance</td>
<td>C_OUT</td>
<td>10 µF</td>
</tr>
<tr>
<td>Internal QOD resistance</td>
<td>R_PD</td>
<td>24 Ω</td>
</tr>
<tr>
<td>External QOD resistance</td>
<td>R_QOD</td>
<td>0 Ω, 300 Ω, and 500 Ω</td>
</tr>
<tr>
<td>On-resistance</td>
<td>R_ON</td>
<td>52 mΩ</td>
</tr>
</tbody>
</table>

(1) Input voltage range, output voltage range, maximum load current, and R_ON can be adjusted by using a different load switch.
2 System Overview

2.1 Block Diagram

Figure 1 describes the CT configuration. Power-sequencing timing is achieved by changing the capacitance value on the CT pin. A larger capacitance on the CT pin results in a slower slew rate and rise time. Power-down Sequencing is achieved with the QOD pin; adjusting the QOD resistance will vary the rate at which the output decays. Figure 2 shows the expected behavior of this configuration.

Figure 1. TIDA-01584 CT Configuration Block Diagram

Figure 2. CT Configuration Expected Behavior
Figure 3 describes the QOD configuration. Power-up timing is achieved by connecting QOD of the previous switch to the enable pin of the next switch. The timing delay is created by changing an external RC delay capacitor (10µF on Figure 3). A larger external capacitor increases the delay between voltage rails. The slew rate of the rails can remain the same by using the same capacitance on the CT pin, but different capacitances across the switches can be used for different slew rates, similar to the CT configuration. Power-down sequencing is achieved with the QOD pin. Figure 4 shows the expected behavior of this configuration.
Figure 5 shows the independent GPIO configuration. All three voltage channels are kept separated, and power-up timing is achieved by using separate control signals for each switch.

![Figure 5. TIDA-01584 Independent GPIO Configuration Block Diagram](image)

### 2.2 Design Considerations

#### 2.2.1 Configurable Timing Adjustments

This section gives general calculations for determining timing parameters. Note that the specific timing parameters of load switches can vary depending on the operating conditions of the system and load specifications. To learn more about other timing considerations and specifications, refer to the *Timing of Load Switches Application Report*.[2]

For the CT configuration, the start-up sequencing can be changed by adjusting the CT capacitance of each load switch. The CT capacitor charges up shortly after the switch is turned on and remains high until $V_{OUT}$ becomes stable. Once $V_{OUT}$ reaches a stable value, the capacitor discharges to ground. Using the TPS22918, the approximate formula for the relationship between $C_T$ and the slew rate is shown in Equation 1.

$$SR = 0.55 \times CT + 30$$

Where:

- $SR$ = slew rate (in µs/V)
- $CT$ = the capacitance value on the CT pin (in pF)
- The units for the constant 30 are µs/V.
- The units for the constant 0.55 are µs/(V × pF).
Rise time can be calculated by multiplying the input voltage by the slew rate. Rise time is defined as the total time it takes for the output voltage to rise from 10% to 90% of its final value. The slew rate equation accounts for this percentage, so no additional calculations are necessary. Table 2 contains test data measured on a TPS22918.

**Table 2. Rise Time Table for TPS22918**

<table>
<thead>
<tr>
<th>CT (pF)</th>
<th>VIN = 5 V</th>
<th>VIN = 3.3 V</th>
<th>VIN = 2.5 V</th>
<th>VIN = 1.8 V</th>
<th>VIN = 1.5 V</th>
<th>VIN = 1.2 V</th>
<th>VIN = 1 V</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>135</td>
<td>95</td>
<td>75</td>
<td>60</td>
<td>50</td>
<td>45</td>
<td>40</td>
</tr>
<tr>
<td>220</td>
<td>650</td>
<td>455</td>
<td>350</td>
<td>260</td>
<td>220</td>
<td>185</td>
<td>160</td>
</tr>
<tr>
<td>470</td>
<td>1260</td>
<td>850</td>
<td>655</td>
<td>480</td>
<td>415</td>
<td>340</td>
<td>300</td>
</tr>
<tr>
<td>1000</td>
<td>2540</td>
<td>1680</td>
<td>1300</td>
<td>960</td>
<td>810</td>
<td>660</td>
<td>560</td>
</tr>
<tr>
<td>2200</td>
<td>5435</td>
<td>3580</td>
<td>2760</td>
<td>2020</td>
<td>1715</td>
<td>1390</td>
<td>1220</td>
</tr>
<tr>
<td>4700</td>
<td>12050</td>
<td>7980</td>
<td>6135</td>
<td>4485</td>
<td>3790</td>
<td>3120</td>
<td>2735</td>
</tr>
<tr>
<td>10000</td>
<td>26550</td>
<td>17505</td>
<td>13460</td>
<td>9790</td>
<td>8320</td>
<td>6815</td>
<td>5950</td>
</tr>
</tbody>
</table>

\(^{(1)}\) Typical values at 25°C with a 25-V X7R 10% ceramic capacitor on C<sub>T</sub>.

The QOD configuration highlights another way to change the ramp-up time. Introducing an external RC delay between each of the load switches allows each voltage rail to ramp up with the same slew rate though delayed. The reference uses 10-µF external capacitors to control the RC delay, but these capacitors can be changed to fit different timing parameters. The voltage on the external RC capacitor, and in turn, the voltage on the enable pin of the next load switch can be calculated by Equation 2.

\[
V_{ON,2} = V_{OUT,1} \times e^{-\frac{t}{T}}
\]

Where:
- \(V_{ON,2}\) is the voltage across the enable pin of the next load switch (V)
- \(V_{OUT,1}\) is the voltage on the output of the first load switch (V)
- \(t\) = time since previous output rail reached 90%
- \(T\) = time constant equal to \(R_{QOD,1} \times C_{external}(3.3\mu\))

The power down timing is controlled by adjusting the QOD resistor. The QOD pin contains an internal resistor that connects to ground whenever the switch is disabled. If an external resistor is connected between the QOD pin and \(V_{OUT}\), the discharge rate becomes based upon the added resistance. The fall times of the device depend on many factors, including the total QOD resistance, \(V_{IN}\) voltage, and the output capacitance. The approximate fall time of \(V_{OUT}\) can be calculated by using Equation 3.

\[
V_{OUT} = V_{IN} \times e^{-\frac{t}{T}}
\]

Where:
- \(V_{OUT}\) is the output voltage of the load switch (V)
- \(t\) = time since enable disconnect
- \(T\) = time constant equal to \(R_{QOD} \times C_{LOAD}\)
During unexpected system power loss, load switches can maintain graceful power down sequencing. QOD dissipates power when Vin is unexpectedly grounded. If ON is also disabled when Vin is removed, the body diode in the load switch dissipates power. When selecting the appropriate \( C_{\text{OUT}} \) and \( R_{\text{QOD}} \) values for the sequence, be sure to check if there are voltage or timing margins that must be maintained during power down. Refer to Resources data sheets for more information about power sequencing timing parameters.

### 2.2.2 Design Flexibility

Although the reference design testing was completed using the TPS22918, power sequencing can still be achieved by using other pin-to-pin load switches. Timing constraints are different for each load switch due to input voltage, internal resistance, current range, internal QOD, and other factors.

If the application requires higher voltage rails up to 18 V, the TPS22918 can be swapped for the TPS22810. Because both devices are pin-to-pin compatible, the device can easily be swapped out to achieve higher voltage application.

If the power sequencing application requires higher current power rails, the TPS22975 can be used. Although the TPS22975 does not contain an adjustable QOD pin, power-down sequencing can still be achieved with the internal 230-Ω resistor. The TPS22975 can support higher current up to 6 A.

The TPS22917 contains similar features as the TPS22918 with the added benefit of reverse current protection. Current protection ensures that no current can flow from the load back to the power supply during a short or fault event. The TPS22917 also contains a PMOS architecture and low leakage current (quiescent current). This makes the TPS22917 ideal for power sequencing solutions with battery operation or for applications with a goal of power loss reduction.

### Table 3. QOD Fall Times for TPS22918\(^{(1)}\)

<table>
<thead>
<tr>
<th>( V_{\text{IN}} ) (V)</th>
<th>FALL TIME (( \mu )s) 90% to 10%</th>
<th>( C_L = 1 \mu F )</th>
<th>( C_L = 10 \mu F )</th>
<th>( C_L = 100 \mu F )</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.5</td>
<td>42</td>
<td>190</td>
<td>1880</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>43</td>
<td>200</td>
<td>1905</td>
<td></td>
</tr>
<tr>
<td>3.3</td>
<td>47</td>
<td>230</td>
<td>2150</td>
<td></td>
</tr>
<tr>
<td>2.5</td>
<td>58</td>
<td>300</td>
<td>2790</td>
<td></td>
</tr>
<tr>
<td>1.8</td>
<td>75</td>
<td>430</td>
<td>4165</td>
<td></td>
</tr>
<tr>
<td>1.2</td>
<td>135</td>
<td>955</td>
<td>9910</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>230</td>
<td>1830</td>
<td>19625</td>
<td></td>
</tr>
</tbody>
</table>

\(^{(1)}\) Typical values with QOD shorted to \( V_{\text{OUT}} \).

### Table 4. Load Switches for Power Sequencing

<table>
<thead>
<tr>
<th>DEVICE</th>
<th>RECOMMENDED VOLTAGE RANGE</th>
<th>MAXIMUM CURRENT</th>
<th>( R_{\text{ON}} )</th>
<th>ADJUSTABLE QUICK OUTPUT DISCHARGE</th>
<th>REVERSE CURRENT BLOCKING</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS22918</td>
<td>1 V to 5.5 V</td>
<td>2 A</td>
<td>52 mΩ at 5 V</td>
<td>✓</td>
<td>—</td>
</tr>
<tr>
<td>TPS22810</td>
<td>2.7 V to 18 V</td>
<td>2 A</td>
<td>79 mΩ at 12 V</td>
<td>✓</td>
<td>—</td>
</tr>
<tr>
<td>TPS22975</td>
<td>0.6 V to 5.7 V</td>
<td>6 A</td>
<td>16 mΩ at 5 V</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>TPS22917</td>
<td>1 V to 5.5 V</td>
<td>2 A</td>
<td>80 mΩ at 5 V</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>
2.2.3 Total Solution Size and GPIO Control

As designs are continually getting smaller and sleeker, designs require a more space-conscious layout. By using integrated load switches for power sequencing, the system remains as compact and space efficient as possible. Selecting a Load Switch to Replace a Discrete Solution Application Report[3] provides a comparison between discrete and integrated load switches and highlights differences in size comparison and protection features.

Power sequencing traditionally requires processor intervention to control multiple enable pins or external oscillators to sequence multiple power rails. Some designs also contain external SVSs or digital clocks to enable each power rail. This reference design can sequence power rails with a single enable pin and a few resistors and capacitors, which reduces the solution size, cost, and number of GPIO inputs.

2.3 Highlighted Products

2.3.1 TPS22918

The TPS22918 is a 5.5-V, 2-A load switch in a 6-pin SOT-23 package. To reduce voltage drop for low voltage and high-current rails, the device implements a low-resistance N-channel MOSFET, which reduces the dropout voltage across the device. The device has a configurable slew rate that reduces or eliminates power supply droop due to large inrush currents. The device also features a QOD pin, which allows for the configuration of the discharge rate of VOUT. QOD occurs when the switch is disabled. The device has very-low leakage currents during shutdown, which also helps mitigate leakage for downstream modules during standby. The integrated control logic, driver, charge pump, and output discharge field-effect transistor (FET) eliminates the requirement for any external components, which reduces solution size and bill of materials (BOM) count.

2.3.2 TPS22810

The TPS22918 is a 5.5-V, 2-A load switch in a 6-pin SOT-23 package. To reduce voltage drop for low voltage and high current rails, the device implements a low resistance N-channel MOSFET which reduces the drop out voltage across the device. The device has a configurable slew rate which helps reduce or eliminate power supply droop because of large inrush currents. Furthermore, the device features a QOD pin, which allows the configuration of the discharge rate of VOUT once the switch is disabled. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the requirement for any external components, which reduces solution size and BOM count.

2.3.3 TPS22975

The TPS22975 device is a single-channel, 6-A load switch in an 8-pin SON package. To reduce the voltage drop in high current rails, the device implements an N-channel MOSFET. The device has a configurable slew rate for applications that require a specific rise-time. The device prevents downstream circuits from pulling high standby current from the supply by limiting the leakage current of the device when it is disabled. The integrated control logic, driver, power supply, and output discharge FET eliminates the requirement for any external components, which reduces solution size and BOM count.

2.3.4 TPS22917

The TPS22917 is a 5.5-V, 2-A load switch in a 6-pin SOT-23 package. To reduce voltage drop for low voltage and high current rails, the device implements a low resistance P-channel MOSFET which reduces the drop out voltage across the device. The device has a configurable slew rate which helps reduce or eliminate power supply droop because of large inrush currents. Furthermore, the device features a QOD pin, which allows the configuration of the discharge rate of VOUT once the switch is disabled. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the requirement for any external components, which reduces solution size and BOM count.
3 Hardware, Software, Testing Requirements, and Test Results

3.1 Required Hardware and Software

3.1.1 Hardware

3.1.1.1 System Overview

The different modes of operation in the power sequencing reference design can accommodate different system requirements. The CT configuration is a space-conscious layout that only uses external CT and QOD components to achieve power sequencing. The QOD configuration enables faster switching configurations. The external RC delay can be adjusted across a large range of values without impacting the slew rate of the voltage rail. This is useful in applications where one power rail needs to be fully on before the second rail starts turning on.

The terminal connectors on the left side of the board serve as input voltage connections for the three load switches. Test points TP1, TP12, and TP15 can also be used to supply voltage to each load switch. Jumpers JP3 and JP9 can be inserted to enable the same voltage level across all three load switches. The TPS22918 can support input voltages from 1 V to 5.5V, but the switches can be swapped out for the TPS22810 to support higher voltage applications.

Figure 6. Input Connections
The terminal connectors on the right side of the board serve as output load connections for the three load switches. Figure 7 the test points TP2, TP13, and TP16 that can also be used as VOUT connections. An external 10-μF capacitor was connected to each output during testing to replicate load capacitance.

Test points TP3, TP14, and TP17 are connected to the ON pins of the load switches. ON is an active high enable for each load switch that activates with standard GPIO logic thresholds. The pin can be driven with input above 1 V for the TPS22918 and TPS22917 or 1.2 V for the TPS22975 and TPS22810.

The CT jumpers, located at JP2, JP8, and JP14, control the CT capacitance of the three load switches. The top two load switches can be connected to 1000-pF capacitors, and the bottom load switch can be connected to 1000-pF or 2000-pF capacitors, which are useful for the CT configuration of power sequencing. These values can be changed by re-soldering different capacitors onto the board.

**Figure 7. Output Connections and Enables**
QOD pulls the output to ground whenever the device is turned off. The TPS22918, TPS22810, and TPS22917 contain adjustable QOD resistance by connecting an external resistor to VOUT. The total QOD resistance is the external value plus the internal QOD resistance. In Figure 8, the external QOD resistance is 500 Ω if the top jumper is connected. If the bottom jumper is connected, the external QOD resistance is 300 Ω. If both jumpers are connected, neither external resistor is used, and the overall QOD resistance is the internal QOD resistance.

Figure 8. CT and External QOD Pins
JP5 and JP11 on Figure 9 can be used to enable the QOD configuration. Connecting these jumpers routes the QOD output of the previous load switch into the ON pin of the next load switch.

JP6 and JP12 are 3-pin connectors. By connecting jumpers in the top position in the CT configuration, the ON pins of the load switches connect together. By connecting jumpers in the bottom position in the QOD configuration, the ON pin routes to an external capacitor.

Figure 9. QOD Routing and External Cap Jumpers
3.1.1.2 Configuration Setup

3.1.1.2.1 CT Configuration

To configure the reference in the CT configuration, connect the jumpers as shown in Figure 10. Make sure that the jumpers on the 3-pin headers are in the top position to connect the enables together and that the CT jumpers are configured as shown to achieve different rise times.

![Figure 10. CT Jumper Configuration](image-url)
3.1.1.2.2 QOD Configuration

To configure the reference design in the QOD configuration, connect the jumpers as shown in Figure 11. Make sure that the jumpers on the 3-pin headers are in the bottom position to connect the ON pins to the external charging capacitors. Connect the QOD-routing jumpers to enable the RC delay between the load switches. Finally, connect the CT pins to the correct jumpers to enable the same rise time across all three load switches.

![Figure 11. QOD Jumper Configuration](image)

<table>
<thead>
<tr>
<th>DESCRIPTION</th>
<th>JUMPER OR CONNECTOR</th>
<th>CT CONFIGURATION</th>
<th>QOD CONFIGURATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>CT capacitors</td>
<td>JP2, JP8, JP14</td>
<td>OFF, ON, ON (right Position)</td>
<td>ON, ON, ON (left position)</td>
</tr>
<tr>
<td>QOD routing jumpers</td>
<td>JP5, JP11</td>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td>External three-pin jumper</td>
<td>JP6, JP12</td>
<td>ON (top position)</td>
<td>ON (bottom position)</td>
</tr>
<tr>
<td>QOD resistors</td>
<td>R1, R2, R3, R4, R5, R6</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>VIN voltage bridge jumpers</td>
<td>J3, J9</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

(1) — is not dependent on configuration
3.2 Testing and Results

3.2.1 Test Setup

Testing was completed in a lab using a power supply and oscilloscope. The ON pin was toggled using a function generator pulse, and 10-μF capacitors were used as output load capacitance. The rise time of the voltage rail was taken by measuring the time between 10% to 90% of the final value. Fall time was measured in the same manner. For power-down sequencing, external resistors were connected to the QOD pins. The first load switch contained 524 Ω (500-Ω external + 24-Ω internal pulldown), the second load switch contained 324 Ω, and last load switch only used the internal 24-Ω pulldown.

<table>
<thead>
<tr>
<th>TEST CONDITION</th>
<th>PARAMETER VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>5 V</td>
</tr>
<tr>
<td>ON pin voltage</td>
<td>0 V to 3.75 V square pulse</td>
</tr>
<tr>
<td>Ambient temperature</td>
<td>20°C</td>
</tr>
<tr>
<td>C_{OUT}</td>
<td>10 μF per channel</td>
</tr>
<tr>
<td>Output QOD resistance</td>
<td>524 Ω, 324 Ω, 24 Ω</td>
</tr>
<tr>
<td>Oscilloscope channel one</td>
<td>ON (yellow)</td>
</tr>
<tr>
<td>Oscilloscope channel two</td>
<td>VOUT1 (blue)</td>
</tr>
<tr>
<td>Oscilloscope channel three</td>
<td>VOUT2 (purple)</td>
</tr>
<tr>
<td>Oscilloscope channel four</td>
<td>VOUT3 (green)</td>
</tr>
</tbody>
</table>
3.2.2 Test Results

3.2.2.1 CT Configuration Results

In the CT configuration, the first load switch uses no CT capacitor, the second load switch uses a 1-nF capacitor, and the third load switch uses a 4.7-nF capacitor. The first load switch, without the CT pin, turned on in around 160 µs. The second load switch turned on in 3 ms, and the last load switch ramped up in 14 ms. Although all three of the load switches were enabled at the same time, the difference in slew rates created the differentiation in rise times.

![Figure 14. CT Configuration Sequencing Event](image1)

![Figure 15. CT Configuration Power-On Sequence](image2)
3.2.2.2 CT Configuration Analysis

For space-constrained power sequencing applications, this configuration offers a compact sequencing design that does not require external ICs. By connecting the enable pins of the load switches together, this configuration offers a simple and smaller footprint. The linear slew rate control prevents inrush current from damaging downstream components. The slew rate equation is also easier to calculate; the timing delay increases linearly as the CT capacitance increases. By also controlling the timing with the CT capacitance, this keeps the timing parameters independent on the output load resistance and capacitance.

3.2.2.3 QOD Configuration Results

In the QOD configuration, all three load switches use a 1-nF capacitor on the CT pin, which keeps the slew rates the same. For the external RC delay, the first RC delay uses a 3.3-µF capacitor, and the second RC delay uses a 10-µF capacitor.

The first load switch, without any external RC delay, turned on in around 2.9 ms. The second load switch, with the 3.3-µF delay, turned on in 6.7 ms. The third load switch, with the external 10-µF capacitor, turned on in 9.1 ms.

![Figure 16. QOD Configuration Sequencing Event](image-url)
Figure 17 shows that the previous voltage rail fully ramps up before the next voltage rail starts turning on.

Figure 17. QOD Configuration Power-On Sequence

3.2.2.4 QOD Configuration Analysis

The external RC delay can be fine-tuned for precise timing adjustments or be configured to allow one voltage rail to turn on fully before the next voltage rail starts ramping up. These times can be critical in devices where one subsystem must fully turn on before the second subsystem can be turned on. The external RC delay also frees the $C_T$ pin, which allows greater range on slew rate control. The configuration does not require an external IC or supervisor and only requires a single GPIO from the processor to sequence the power rails.
3.2.2.5 Power-Down Sequencing Results

Power-down sequences are not dependent on either turn-on sequence. By staying independent, the voltage rails and downstream subsystems can turn off in a different sequence than the turn-on sequence. This independence allows for unique power sequencing arrangements. For example in Figure 16, the QOD configuration is configured so VOUT3 voltage rail (green trace) turns on last but also turns off first.

Figure 18 shows a scope shot of a power-down sequence. The first load switch (VOUT1) connects a 500-Ω external resistor to the QOD pin, which contains an internal 24-Ω resistor. The second load switch (VOUT2) contains 324 Ω overall, and the third load switch, VOUT3, uses the internal 24-Ω resistor. As the resistance on the QOD pin increases, the time it takes for the voltage rail to power down increases.

Figure 18. Power Down Sequencing
3.2.2.6 Further Tests

This design allows users to configure multiple power sequencing configurations that are not limited to just the CT configuration and QOD configuration. The jumpers can be configured to sequence rails in other configurations, such as the ones shown in Figure 19 and Figure 20.

In Figure 19 the first rail is sequenced using the QOD configuration, and the last two load switches are sequenced using the CT configuration. All three load switches contain the same CT value, but the switches are sequenced so the first load switch turns on before the second and third load switches turn on in parallel. This configuration only requires one GPIO and can be expanded to incorporate more load switches.

Figure 19. Parallel Configuration One
In Figure 20 the first two load switches are connected with the CT configuration, and the third load switch is connected with the QOD configuration. Putting both designs together makes it possible to sequence load switches in many combinations depending on design specifications. Some voltage rails can turn on in parallel with each another while other rails turns on before or afterwards. This sequence can all be achieved by using a single GPIO, which frees up board space, processor intervention, and external ICs.

![Figure 20. Parallel Configuration Two](image)

Although most of the lab testing was completed using the TPS22918, power sequencing can still be achieved using other load switches. The reference design allows other pin-to-pin load switches to be used instead of the TPS22918. In Figure 21 the testing was completed using the TPS22810 load switch. Timing will be different for the TPS22810, consult the device’s data sheet for more specific information about timing requirements.

![Figure 21. Power Sequencing Using TPS22810](image)
Design Files

4 Design Files

4.1 Schematics
To download the schematics, see the design files at TIDA-01584.

4.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDA-01584.

4.3 PCB Layout Recommendations

4.3.1 Layout Prints
To download the layer plots, see the design files at TIDA-01584.

4.4 Altium Project
To download the Altium project files, see the design files at TIDA-01584.

4.5 Gerber Files
To download the Gerber files, see the design files at TIDA-01584.

4.6 Assembly Drawings
To download the assembly drawings, see the design files at TIDA-01584.

5 Software Files
To download the software files, see the design files at TIDA-01584.

6 Related Documentation
1. Texas Instruments, Simple power-rail sequencing solutions for complex multi-rail systems
2. Texas Instruments, Timing of Load Switches Application Report
3. Texas Instruments, Selecting a Load Switch to Replace a Discrete Solution Application Report

6.1 Trademarks
All trademarks are the property of their respective owners.
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated (‘TI’) technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREFIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI’s standard terms for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated