



## 1 System Description

The 0.3-inch TRP HD 720p display chipset enables the use of DLP technology in a variety of applications that require HD resolution, low power, and small form factors. This reference design provides developers with the ability to quickly implement HD display subsystems at higher brightness levels using the DLPA3000 PMIC and LED driver.

### 1.1 Applications for Mobile Smart TVs and Mobile Projectors

Mobile projectors can be used as a portable big-screen display for any device with video output, such as laptops, smartphones, tablets, and gaming consoles. These projectors can offer users an easy and lightweight means to project large and colorful video in a variety of settings.

Mobile smart TV products combine three exciting technologies: wireless connectivity, streaming video content, and pico projection. A mobile smart TV can wirelessly stream internet content and project it onto virtually any surface. To learn more about mobile smart TVs and mobile projectors, go to the [DLP Pico Applications Portal](#).

**Table 1. DLP Features and Design Benefits for Mobile Smart TVs and Mobile Projectors**

DLP FEATURE	DESIGN BENEFIT
High optical efficiency	DMDs incorporate highly reflective and polarization agnostic aluminum micromirrors, which enable bright and power efficient display products.
Small size, high resolution	With micromirrors as small as 5.4 $\mu\text{m}$ , DLP Pico chips deliver resolutions up to 1080p while enabling very compact projection designs.
High contrast	Optical modules designed with DLP Pico chips can achieve full on/off contrast ratios of over 1000:1, depending on system design. Higher contrast translates to more vivid colors and darker blacks.
Mature ecosystem	A mature global ecosystem of established optical module manufacturers eases the design process and allows product developers to go to market faster by using an existing, off-the-shelf optical engine that is already in production.

### 1.2 Applications in Industrial

DLP Pico display chipsets can be incorporated into a variety of industrial applications.

Digital signage is a category of displays designed for commercial and industrial spaces, including retailers, stadiums, casinos, hotels, restaurants, and airports. Digital signage delivers up-to-date information such as advertising, menus, event status, and maps in locations where people gather. The low power and compact size of DLP Pico chipsets enable effective digital signage solutions that can be tucked away for free-form, on-demand displays on virtually any surface.

For more information, read [Using TI DLP® technology to make digital signage more effective](#).

Integrating DLP Pico technology into appliances can enhance their effectiveness. Adding smart displays to appliances can offer many benefits such as interactive, adaptive, and reconfigurable interfaces that can replace buttons, tablets, LCD panels, and mechanical knobs in virtually every room of the house.

To learn more, read [TI DLP® Pico™ technology for smart home applications](#).

## 2 System Overview

### 2.1 Block Diagram




Figure 1. TIDA-01571 Block Diagram

### 2.2 Design Considerations

See the following documents for considerations in DLP system design:

- [TI DLP® Pico™ System Design: Optical Module Specifications](#)
- [TI DLP® System Design: Brightness Requirements and Tradeoffs](#)

### 2.3 Highlighted Products

This chipset reference design guide draws upon figures and content from several other published documents related to the 0.3-in 720p DLP chipset. For a list of these documents, see [Section 6](#).

### 3 Hardware, Software and Test Results

#### 3.1 Required Hardware and Software

##### 3.1.1 Hardware

Assuming default conditions are shipped:

1. Power up the DLP LightCrafter Display 3010 EVM Gen2 by applying an external DC power supply (19-V DC, 4.75 A) to the J9 connector.

External power supply requirements:

- Nominal output voltage: 19-V DC
- Minimum output current: 2.5 A; max output current: 4.74 A
- Efficiency level: VI

---

**NOTE:** TI recommends using an external power supply that complies with applicable regional safety standards such as UL, CSA, VDE, CCC, PSE, and so on.

---




---

**NOTE:** The system is designed to operate also with an external 12-V DC power supply. The P5V\_VIN (D9) and P3P3V\_SB (D10) LED will turn on to indicate that 5-V and 3.3-V standby power is applied.

---

2. Move SW2 switch to the ON position to turn on the DLP LightCrafter Display 3010 EVM-G2. When the DLP LightCrafter Display 3010 EVM-G2 is turned on, the PROJ\_ON LED (D4) will turn on.
3. After the DLP LightCrafter Display 3010 EVM-G2 is turned on; the projector will default to displaying a DLP LightCrafter Display splash image.
4. The focus of the image can be adjusted manually on the optical engine.



**Figure 2. Optical Engine With Focus Adjustment**

5. Connect the USB to the DLP LightCrafter Display 3010 EVM-G2 and open the latest GUI on the computer. If needed, connect an HDMI source to the EVM and communicate to the EVM through the GUI software.
6. When turning off the projector, turn off the SW2 switch prior to removing the power cable.

---

**NOTE:** To avoid potential damage to the DMD, it is recommended to turn off the projector with the SW2 switch before disconnecting the power.

---

There are ten indicator LEDs on the DLP LightCrafter Display 3010 EVM, and they are defined in [Table 2](#):

**Table 2. LEDs on the DLP LightCrafter Display 3010 EVM**

LED REFERENCE	SIGNAL INDICATION	DESCRIPTION
D1	MSP_LED2_ONz	ON when HDMI cable is plugged in and external video is detected, OFF when external video is not detected.
D2	HOST_IRQ	ON during DLPC3433 boot, OFF when projector is running. Indication of DLPC3433 boot-up completed and ready to receive commands
D3	RESETZ	OFF when projector is turned on through SW_ONOFF
D4	PROJ_ON	On when projector is turned on through SW_ONOFF
D5	GPIO1	Blinking when PC is communicating to flash over SPI
D6	GPIO0	Blinking when PC is communicating to DLPC3433 over I <sup>2</sup> C
D7	MSP430_ACK	ON when Cypress CY3420 is I <sup>2</sup> C master. OFF when MSP430™ MCU is I <sup>2</sup> C master
D8	MSP430_REQ	ON when Cypress CY3420 requests the MSP430 MCU to give Cypress master control of the I <sup>2</sup> C bus
D9	P5V_VIN	Regulated 5-V power on
D10	P3P3V_SB	Regulated 3.3-V power on

### 3.1.2 Software

The software required for this reference design is available for download on the [DLPDLCR3010EVM-G2 tool folder](#).

### 3.2 Testing and Results

The results of a successful test of this system is the appearance on the display of the splash screen, as shown in [Figure 3](#).



**Figure 3. 0.2-nHD Board Splash Screen**

## 4 Design Files

### 4.1 Schematics

To download the schematics, see the design files at [TIDA-01571](#).

### 4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01571](#).

### 4.3 PCB Layout Recommendations

The layout guidelines listed in this design guide are subsets of the guidelines included in the component data sheets. For more information, refer to the [DLPC3433](#), [DLP3010](#), and [DLPA3000](#) data sheets.

#### 4.3.1 DLPC3433 Layout Guidelines

##### 4.3.1.1 Internal ASIC PLL Power

The following guidelines are recommended to achieve desired ASIC performance relative to the internal PLL. The DLPC3433 contains two internal PLLs, which have dedicated analog supplies (VDD\_PLLM, VSS\_PLLM, VDD\_PLLD, VSS\_PLLD). As a minimum, VDD\_PLLx power and VSS\_PLLx ground pins must be isolated using a simple passive filter consisting of two series ferrites and two shunt capacitors (to widen the spectrum of noise absorption). It is recommended that one capacitor be a 0.1- $\mu$ F capacitor and the other be a 0.01- $\mu$ F capacitor. Place all four components as close to the ASIC as possible; however, it is especially important to keep the leads of the high-frequency capacitors as short as possible. Note that both capacitors must be connected across VDD\_PLLM and VSS\_PLLM / VDD\_PLLD and VSS\_PLLD respectfully on the ASIC side of the ferrites.

For the ferrite beads used, their respective characteristics should be as follows:

- DC resistance less than 0.40  $\Omega$
- Impedance at 10 MHz equal to or greater than 180  $\Omega$
- Impedance at 100 MHz equal to or greater than 600  $\Omega$

The PCB layout is critical to PLL performance. It is vital that the quiet ground and power are treated like analog signals. Therefore, VDD\_PLLM and VDD\_PLLD must be a single trace from the DLPC3433 to both capacitors and then through the series ferrites to the power source. The power and ground traces should be as short as possible, parallel to each other, and as close as possible to each other.




Figure 4. PLL Filter Layout

#### 4.3.1.2 SPI Signal Routing

The DLPC3433 is designed to support two SPI slave devices on the SPI0 interface—specifically, a serial flash and the DLPA3000. This requires routing associated SPI signals to two locations while attempting to operate up to 36 MHz. Take special care to ensure that reflections do not compromise signal integrity. To this end, the following recommendations are provided:

- The SPI0\_CLK PCB signal trace from the DLPC3433 source to each slave device must be split into separate routes as close to the DLPC3433 as possible. In addition, the SPI0\_CLK trace length to each device must be equal in total length.
- The SPI0\_DOUT PCB signal trace from the DLPC3433 source to each slave device must be split into separate routes as close to the DLPC3433 as possible. In addition, the SPI0\_DOUT trace length to each device must be equal in total length (use the same strategy as SPI0\_CLK).
- The SPI0\_DIN PCB signal trace from each slave device to the point where they intersect on their way back to the DLPC3433 must be made equal in length and as short as possible. These traces must then share a common trace back to the DLPC3433.
- SPI0\_CSZ0 and SPI0\_CSZ1 need no special treatment because they are dedicated signals that drive only one device.

#### 4.3.1.3 I<sup>2</sup>C Interface Performance

Both DLPC3433 I<sup>2</sup>C interface ports support a 100-kHz baud rate. By definition, I<sup>2</sup>C transactions operate at the speed of the slowest device on the bus, thus there is no requirement to match the speed grade of all devices in the system.

### 4.3.1.4 DMD Interface Considerations

The sub-LVDS HS interface waveform quality and timing on the DLPC3433 ASIC is dependent on the total length of the interconnect system, the spacing between traces, the characteristic impedance, etc losses, and how well matched the lengths are across the interface. Thus, ensuring positive timing margin requires attention to many factors.

As an example, DMD interface system timing margin can be calculated as follows:


$$\text{Setup Margin} = (\text{DLPC343x output setup}) - (\text{DMD input setup}) - (\text{PCB routing mismatch}) - (\text{PCB SI degradation}) \tag{1}$$

$$\text{Hold-time Margin} = (\text{DLPC343x output hold}) - (\text{DMD input hold}) - (\text{PCB routing mismatch}) - (\text{PCB SI degradation})$$

where PCB SI degradation is signal integrity degradation due to PCB effects, which includes such things as simultaneously switching output (SSO) noise, crosstalk, and inter-symbol interference (ISI) noise. (2)

DLPC3433 I/O timing parameters as well as DMD I/O timing parameters can be found in their corresponding data sheets. Similarly, PCB routing mismatch can be budgeted and met through controlled PCB routing. However, PCB SI degradation is a more complicated adjustment.

In an attempt to minimize the signal integrity analysis that would otherwise be required, the following PCB design guidelines are provided as a reference of an interconnect system that satisfy both waveform quality and timing requirements (accounting for both PCB routing mismatch and PCB SI degradation). Variation from these recommendations can also work, but must be confirmed with PCB signal integrity analysis or lab measurements.



DMD\_HS Differential Signals

DMD\_LS Signals

**Figure 5. DMD Interface Board Stack-Up Details**

#### 4.3.1.5 General Handling Guidelines for Unused CMOS-Type Pins

To avoid potentially damaging current caused by floating CMOS input-only pins, TI recommends to tie unused ASIC input pins through a pullup resistor to their associated power supply or a pulldown resistor to ground. For ASIC inputs with internal pullup or pulldown resistors, do not add an external pullup or pulldown resistor unless specifically recommended.

**NOTE:** Internal pullup and pulldown resistors are weak and must not be expected to drive the external line. The DLPC3433 device implements very few internal resistors, and these are noted in the pin list. When external pullup or pulldown resistors are needed for pins that have built-in weak pullups or pulldowns, use the value 8 k $\Omega$  (max).

Never tie unused output-only pins directly to power or ground. These pins can be left open.

When possible, TI recommends that unused bidirectional I/O pins be configured to their output state such that the pin can be left open. If this control is not available and the pins can become an input, then the pins must be pulled up (or pulled down) using an appropriate, dedicated resistor.

#### 4.3.1.6 Maximum Pin-to-Pin, PCB Interconnects Etch Lengths

**Table 3. Max Pin-to-Pin PCB Interconnect Recommendations<sup>(1)(2)</sup>**

DMD BUS SIGNAL	SIGNAL INTERCONNECT TOPOLOGY		UNIT
	SINGLE BOARD SIGNAL ROUTING LENGTH	MULTI-BOARD SIGNAL ROUTING LENGTH	
DMD_HS_CLK_P DMD_HS_CLK_N	6.0 152.4	See <sup>(3)</sup>	inch (mm)
DMD_HS_WDATA_A_P DMD_HS_WDATA_A_N	6.0 152.4	See <sup>(3)</sup>	inch (mm)
DMD_HS_WDATA_B_P DMD_HS_WDATA_B_N			
DMD_HS_WDATA_C_P DMD_HS_WDATA_C_N			
DMD_HS_WDATA_D_P DMD_HS_WDATA_D_N			
DMD_HS_WDATA_E_P DMD_HS_WDATA_E_N			
DMD_HS_WDATA_F_P DMD_HS_WDATA_F_N			
DMD_HS_WDATA_G_P DMD_HS_WDATA_G_N			
DMD_HS_WDATA_H_P DMD_HS_WDATA_H_N			
DMD_LS_CLK	6.5 165.1	See <sup>(3)</sup>	inch (mm)
DMD_LS_WDATA	6.5 165.1	See <sup>(3)</sup>	inch (mm)
DMD_LS_RDATA	6.5 165.1	See <sup>(3)</sup>	inch (mm)
DMD_DEN_ARSTZ	7.0 177.8	See <sup>(3)</sup>	inch (mm)

<sup>(1)</sup> Max signal routing length includes escape routing.

<sup>(2)</sup> Multi-board DMD routing length is more restricted due to the impact of the connector.

<sup>(3)</sup> Due to board variations, these are impossible to define. Any board designs should SPICE simulate with the ASIC IBIS models to ensure single routing lengths do not exceed requirements.

**Table 4. High-Speed PCB Signal Routing Matching Requirements<sup>(1)(2)(3)(4)</sup>**

INTERFACE	SIGNAL GROUP	REFERENCE SIGNAL	MAX MISMATCH <sup>(5)</sup>	UNIT
DMD	DMD_HS_WDATA_A_P DMD_HS_WDATA_A_N	DMD_HS_CLK_P DMD_HS_CLK_N	±1.0 (±25.4)	inch (mm)
	DMD_HS_WDATA_B_P DMD_HS_WDATA_B_N			
	DMD_HS_WDATA_C_P DMD_HS_WDATA_C_N			
	DMD_HS_WDATA_D_P DMD_HS_WDATA_D_N			
	DMD_HS_WDATA_E_P DMD_HS_WDATA_E_N			
	DMD_HS_WDATA_F_P DMD_HS_WDATA_F_N			
	DMD_HS_WDATA_G_P DMD_HS_WDATA_G_N			
	DMD_HS_WDATA_H_P DMD_HS_WDATA_H_N			
DMD	DMD_LS_WDATA DMD_LS_RDATA	DMD_LS_CLK	±0.2 (±5.08)	inch (mm)
DMD	DMD_DEN_ARSTZ	N/A	N/A	inch (mm)

<sup>(1)</sup> These values apply to PCB routing only and do not include any internal package routing mismatch associated with the DLPC3433, the DMD.

<sup>(2)</sup> DMD HS data lines are differential, thus these specifications are pair-to-pair.

<sup>(3)</sup> Training is applied to DMD HS data lines, so defined matching requirements are slightly relaxed.

<sup>(4)</sup> DMD LS signals are single-ended.

<sup>(5)</sup> Mismatch variance applies to high-speed data pairs. For all high-speed data pairs, the maximum mismatch between pairs must be 1 mm or less.

#### 4.3.1.7 Number of Layer Changes

- Single-ended signals: Minimize the number of layer changes.
- Differential signals: Individual differential pairs can be routed on different layers, but the signals of a given pair must not change layers.

#### 4.3.1.8 Stubs

- Avoid stubs.

#### 4.3.1.9 Terminations

- No external termination resistors are required on DMD\_HS differential signals.
- The DMD\_LS\_CLK and DMD\_LS\_WDATA signal paths must include a 43-Ω series termination resistor located as close as possible to the corresponding ASIC pins.
- The DMD\_LS\_RDATA signal path must include a 43-Ω series termination resistor located as close as possible to the corresponding DMD pin.
- DMD\_DEN\_ARSTZ does not require a series resistor.

#### 4.3.1.10 Routing Vias

- Minimize the number of vias on DMD\_HS, DMD\_LS\_CLK, and DMD\_LS\_WDATA signals to not exceed two.
- Any and all vias on these signals must be located as close to the ASIC as possible.

### 4.3.2 DLPA3000 Layout Guidelines

#### 4.3.2.1 Layout Guidelines

For switching power supplies, the layout is an important step in the design process, especially when it concerns high-peak currents and high-switching frequencies. If the layout is not carefully done, the regulator could show stability issues and EMI problems. Therefore, it is recommended to use wide- and short-traces for high-current paths and for their return power ground paths. The input capacitor, output capacitor, and inductor must be placed as near as possible to the device. To minimize ground noise coupling between different buck converters, separate their grounds and connect them together at a central point under the part.

The high currents of the buck converters concentrate around pins  $V_{IN}$ , SWITCH, and  $P_{GND}$  (see Figure 6). The voltage at the pins  $V_{IN}$ ,  $P_{GND}$ , and FB are DC voltages while the pin SWITCH has a switching voltage between  $V_{IN}$  and  $P_{GND}$ . In case the FET between pins 52 and 53 is closed, the red line indicates the current flow while the blue line indicates the current flow when the FET between pins 53 and 54 is closed. These paths carry the highest currents and must be kept as short as possible.




Figure 6. High AC Current Paths in a Buck Converter

The trace to the  $V_{IN}$  pin carries high AC currents. Therefore, the trace must be low-resistive to prevent voltage drop across the trace. Additionally, the decoupling capacitors must be placed as near to the  $V_{IN}$  pin as possible.

The SWITCH pin is connected alternately to the  $V_{IN}$  or GND. This means a square wave voltage is present on the SWITCH pin with an amplitude of  $V_{IN}$  and containing high frequencies. This condition can lead to EMI problems if not properly handled. To reduce EMI problems, a snubber network ( $R_{SN7}$  and  $C_{SN7}$ ) is placed at the SWITCH pin to prevent or suppress unwanted high-frequency ringing at the moment of switching.

The  $P_{GND}$  pin sinks high current and must be connected to a star ground point such that it does not interfere with other ground connections.

The FB pin is the sense connection for the regulated output voltage, which is a DC voltage; no current is flowing through this pin. The voltage on the FB pin is compared with the internal reference voltage to control the loop. The FB connection must be made at the load such that the  $I \cdot R$  drop is not affecting the sensed voltage.

### 4.3.2.2 SPI Connections

The SPI consists of several digital lines and the SPI supply. If routing of the interface lines is not done properly, communication errors can occur. SPI lines must not pick up noise and keep possible interfering sources away from the interface.

Pickup of noise can be prevented by ensuring that the SPI ground line is routed together with the digital lines as much as possible to the respective pins. The SPI must be connected by a separate own ground connection to the DGND of the DLPA3000 (see Figure 7). This prevents ground noise between SPI ground references of the DLPA3000 and DLPC due to the high current in the system.




Figure 7. SPI Connections

Keep interfering sources away from the interface lines as much as possible. High-current lines such as neighboring PWR\_7 must especially be routed carefully. If PWR 7 is routed too close to SPI\_CLK, for example, it could lead to false clock pulses and thus communication errors.

### 4.3.2.3 $R_{LIM}$ Routing

$R_{LIM}$  is used to sense the LED current. To accurately measure the LED current, the RLIM\_K\_1,2 lines must be connected close to the top side of measurement resistor  $R_{LIM}$ , while RLIM\_BOT\_K\_1,2 must be connected close to the bottom side of  $R_{LIM}$ .


The switched LED current is running through  $R_{LIM}$ . Therefore, a low-ohmic ground connection for  $R_{LIM}$  is strongly advised.

### 4.3.2.4 LED Connection

Switched large currents are running through the wiring from the DLPA3000 to the LEDs. Therefore, special attention needs to be paid here. Two perspectives apply to the LED-to-DLPA3000 wiring:

1. The resistance of the wiring,  $R_{series}$
2. The inductance of the wiring,  $L_{series}$

Figure 8 shows the location of the parasitic series impedances.



**Figure 8. Parasitic Inductance ( $L_{series}$ ) and Resistance ( $R_{series}$ ) in Series With LED**

Currents up to 6 A can run through the wires connecting the LEDs to the DLPA3000. Some noticeable dissipation can easily be caused. Every 10 m $\Omega$  of series resistances implies for a 6-A average LED current a parasitic power dissipation of 0.36 W. This dissipation can cause PCB heating, but more importantly, the overall system efficiency is deteriorated.

Additionally, the resistance of the wiring might impact the control dynamics of the LED current. The routing resistance is part of the LED current control loop. The LED current is controlled by  $V_{LED}$ . For a small change in  $V_{LED}$  ( $\Delta V_{LED}$ ), the resulting LED current variation ( $\Delta I_{LED}$ ) is given by the total differential resistance in that path:

$$\Delta I_{LED} = \frac{\Delta V_{LED}}{r_{LED} + R_{series} + R_{on\_SW\_P,Q,R} + R_{LIM}} \quad (3)$$

in which  $r_{LED}$  is the differential resistance of the LED and  $R_{on\_SW\_P,Q,R}$  the on-resistance of the strobe decoder switch. In this expression,  $L_{series}$  is ignored since realistic values are usually sufficiently low to cause any noticeable impact on the dynamics.

All the comprising differential resistances are in the range of 25 m $\Omega$  to several 100s m $\Omega$ . Without paying special attention, a series resistance of 100 m $\Omega$  can easily be obtained. It is advised to keep this series resistance sufficiently low (for example, < 50 m $\Omega$ ).

The series inductance plays an important role when considering the switched nature of the LED current. While cycling through R, G, and B LEDs, the current through these branches is turned on and turned off in short-time duration. Specifically, turnoff is fast. A current of 6 A goes to 0 A in a matter of 50 ns, which implies a voltage spike of about 1 V for every 10 nH of parasitic inductance. It is recommended to minimize the series inductance of the LED wiring by:

- Short wires
- Thick wires or multiple parallel wires
- Small enclosed area of the forward and return current path


If the inductance cannot be made sufficiently low, a Zener diode needs to be used to clamp the drain voltage of the RGB switch, such it does not surpass the absolute maximum rating. The clamping voltage needs to be chosen between the maximum expected  $V_{LED}$  and the absolute maximum rating. Take care of sufficient margin of the clamping voltage relative to the mentioned minimum and maximum voltage.

### 4.3.3 DMD Flex Cable Interface Layout Guidelines

There are no specific layout guidelines for the DMD as typically DMD is connected using a board-to-board connector with a flex cable. The flex cable provided the interface of data and control signals between the DLPC3433 controller and the DLP3010 DMD.

Follow these layout guidelines for the flex cable interface with the DMD:

- Match lengths for the LS\_WDATA and LS\_CLK signals.
- Minimize vias, layer changes, and turns for the HS bus signals. See [Figure 9](#).
- Minimum of two 100-nF decoupling capacitor close to VBIAS. Capacitor C6 and C7 in [Figure 9](#).
- Minimum of two 100-nF decoupling capacitor close to VRST. Capacitor C9 and C8 in [Figure 9](#).
- Minimum of two 220-nF decoupling capacitor close to VOFS. Capacitor C5 and C4 in [Figure 9](#).
- Minimum of four 100-nF decoupling capacitor close to Vcci and Vcc. Capacitor C1, C2, C3, and C10 in [Figure 9](#).



**Figure 9. Power Supply Connections**

### 4.3.4 Layout Prints

To download the layer plots, see the design files at [TIDA-01571](#).

### 4.4 Cadence Project

To download the Cadence project files, see the design files at [TIDA-01571](#).

### 4.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01571](#).

### 4.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01571](#).

## 5 Software Files

To download the software files, see the design files at [TIDA-01571](#).

## 6 Related Documentation

1. Texas Instruments, [TI DLP® LightCrafter™ Display 3010 EVM Gen2 User's Guide](#)
2. Texas Instruments, [DLPC3430, DLPC3435, DLPC3433, and DLPC3438 Software](#)
3. Texas Instruments, [DLPC3433 and DLPC3438 Display Controller Data Sheet](#)
4. Texas Instruments, [DLP3010 \(0.3 720p DMD\) Data Sheet](#)
5. Texas Instruments, [DLPA3000 PMIC and High-Current LED Driver IC Data Sheet](#)

### 6.1 Trademarks

LightCrafter, E2E, MSP430 are trademarks of Texas Instruments.  
DLP is a registered trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

## IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2017, Texas Instruments Incorporated