

Understanding failure modes in isolators



Anant S. Kamath
Systems Engineering Manager

Neeraj Bhardwaj
Applications Engineer

Kannan Soundarapandian
Product Line Manager

Isolation, Interface Group
Texas Instruments

Analyzing how isolators fail under high voltage, high current stress fault conditions is important in order to determine if additional measures are required to prevent an electrical hazard.

Isolators are devices that minimize direct current (DC) and unwanted transient currents between two systems or circuits, while allowing data and power transmission between the two. In most applications, in addition to allowing the system to function properly, isolators also act as a barrier against high voltage. For example, in the motor drive system shown in **Figure 1**, the isolated insulated-gate bipolar transistor (IGBT) gate drivers level shift low-voltage signals from the control module to IGBT gate-drive controls referenced to the inverter outputs. At the same time, they also form a protective barrier between the high voltage (DC bus, inverter outputs, and input power lines) and the control module, which may have human accessible connectors and interfaces.

In high-voltage applications, failure of the isolation barrier can result in a potential hazard to human operators, or cause damage to sensitive control circuitry leading to further system malfunction. Therefore, it is important to understand what may cause the isolator to fail, both under normal and fault conditions. You also need to know the nature of the failure in each case in order to check if additional measures are required to prevent an electrical hazard.

In this paper, we discuss two possible failure modes of isolators. The first is when the voltage across the isolation barrier exceeds the isolator's rated limits. The second is when circuits or components integrated in the isolator close to the isolation barrier are damaged by a combination of high voltage and




Figure 1: Simplified block diagram of an AC motor drive.

high current. Potentially this can cause damage to the isolation barrier. In our analysis, we consider the latest series capacitor reinforced isolation technology from TI and traditional optocouplers as examples. We show that while all isolators “fail short” for the first failure mode, TI isolators reduce the likelihood of failure because of higher isolation performance. We also show through analysis and test results that TI reinforced isolators “fail open” for the second failure mode.

Failure mode 1: High voltage across the isolation barrier

An example of an isolator configuration is shown in **Figure 2**. The isolator has two sets of pins. One set is on side 1 and the other set is on side 2. In normal operation, the pins on side 1 are all low voltage with respect to GND1; and the pins on side 2 are all low voltage with respect to GND2. The power dissipated in the isolator depends on voltages and currents applied to the isolator’s pins. In normal operation, power is maintained below the maximum limits specified in the isolator’s datasheet. Very high voltage can exist between GND1 and GND2. This voltage appears across the isolator’s internal isolation barrier.

Isolators are designed to withstand high voltage transient profiles of different magnitude and duration. Correspondingly, the isolation performance of the isolator is quantified by several parameters.

The 60-second isolation withstand voltage (V_{ISO} and V_{IOTM}) indicates tolerance to short duration overvoltage caused on the system supply lines by switching loads or faults. Repetitive peak or working voltage (V_{IOWM} and V_{IORM}) is the voltage that the isolator can withstand on a continuous basis throughout its operating lifetime. Surge withstand voltage (V_{SURGE} and V_{IOSM}) represents tolerance to a particular transient profile (1.2/50 μs – see IEC 60060-1) that represents voltages induced on the power supply lines during direct and indirect lightning strikes.

For each parameter, the limit is set by the voltage value that causes the isolation barrier to break, creating a short circuit from one side of the isolator to another. These parameters are indicated in the isolator’s datasheet and reflect the ability of the isolator to handle high voltage without damage. A detailed discussion of these parameters is presented in reference [1]. At the system level, for example for the motor drive system shown in **Figure 1**, the incoming supply lines do experience the different over-voltage profiles mentioned above. With one end of the isolated gate-driver galvanically connected to the AC lines, and the other end referenced to earth, it is clear that the isolation barrier in the gate-driver directly faces these stresses.




Figure 2: Example normal operating configuration of an isolator.

Figure 3a-b depicts these high-voltage stresses appearing across the isolation barrier, for example, using an optocoupler and a series capacitor reinforced isolator from TI. As the stress voltage increases beyond the isolators' rated limits, the isolation barrier breaks, creating a short circuit between sides 1 and 2. In the case of optocouplers, the isolation barrier is a combination of silicone and insulating tape; whereas in the case of isolators from TI, it is a series combination of two high voltage SiO₂ capacitors. In each case, since the rated limits are obtained by failing the isolation barrier, by definition, both isolators "fail short."




Figure 3a: High-voltage stress across an optocoupler.




Figure 3b: High-voltage stress on a series-capacitor isolator.

Depending on the application, end-equipment standards determine the specifications for isolators being used in the system. These standards ensure that isolators are stronger than the voltage stress levels they are likely to encounter across the isolation barrier in a realistic use

case. For example, the IEC 61800-5-1 sets the requirements for isolators used in AC motor drive applications. Choosing an isolator that complies with the end-equipment standard minimizes the risk of breakdown of the isolation barrier through overvoltage during actual operation. However, if the isolator exceeds standard requirements, the risk can be reduced further.

Reinforced isolation devices from TI use SiO₂ as the isolation barrier, which has a much higher breakdown strength (800 V/μm) than those used by competing solutions. For example, silicone and mold compound used in traditional optocouplers have breakdown strengths of 30 V/μm to 50 V/μm. TI reinforced isolators are also built using a precision semiconductor fabrication process, leading to a tight control on dimensions and spacing. Due to these two factors, TI devices have very high isolation performance for a given package. They effectively address temporary over voltages and surges as well as continuous high-voltage operation for many years. For example, TI Isolators in 16-SOIC packages have 50 percent higher working voltage than similar competing solutions. Further details regarding isolation performance of TI isolators can be found in the corresponding product datasheets, and in reference [1].

For a given application, TI reinforced isolation devices can provide crucial margin, even beyond the requirements mandated by the end equipment standards, which minimizes the likelihood of failure mode 1. A discussion of the IEC 61800-5-1 standard and a performance comparison of TI isolators against the requirements of this standard are provided in reference [2].




Figure 4: High-power dissipation on one side of the isolator.

Failure mode 2: A combination of high voltage and high current close to the isolation barrier

Under abnormal or fault events, it is possible that the voltage or currents on one side of the isolator can be very high with respect to the ground on the same side (Figure 4). One example of this is a short circuit event on a low-impedance output pin. Another example is a short circuit of any pin to a high-voltage DC bus line resulting in electrical breakdown. These are high-power events since high voltages and high currents are simultaneously present.

When these events occur, electrical over stress (EOS) or internal heating can cause the isolation barrier to degrade. For example, if the optocoupler in Figure 5a has a high power event on side 2, it can cause heating or EOS on the detector die. This damage can easily extend into the insulation material, which can degrade isolation performance. It is fair to assume that the insulation is not completely destroyed, but at the same time it is difficult to quantify exactly how much insulation is left.

Now looking at Figure 5b for a series capacitor-based isolator, a high-voltage/high-power event on side 2 could damage the right die, and along




Figure 5a: High-power dissipation on one side of the isolator.




Figure 5b: High-power dissipation on one side of the isolator.

with it the isolation capacitor that is part of the right die. However, due to the interceding mold compound, the damage does not extend to the left die nor to the isolation capacitor placed on that die. This maintains isolation while preserving roughly half of the original insulation. For instance, if the original isolator is rated for reinforced isolation, after the high-power event, it can be expected to retain full isolation rating of one capacitor. Therefore, while the isolator “fails open,” the “basic insulation” is still maintained.

One way to prevent failure mode 2 is to ensure through external means, for example through current limited power supplies, that even under fault events the heat dissipated inside the isolator is limited to a certain safe limit. This limit is specified through “safety limiting values” for current and power in isolator datasheets, below which the isolation performance remains intact.

However, such current limits are not always feasible to implement. Going back to **Figure 1**, if the IGBT (1) suffers from a collector to gate breakdown, the high voltage of the DC bus appears at the gate-driver output pin and causes electrical overstress on circuitry connected to that pin. There is no easy way to prevent this from happening at the system level. In such scenarios, the “fail open” behavior of TI reinforced isolators greatly enhances the system’s electrical safety.

Failure mode 2: Test results

To verify that TI reinforced isolation technology exhibits a “fail open” behavior for stress conditions where the safety-limiting current or power parameters are violated, we performed several tests. For these experiments we chose the [ISO5851](#), a reinforced isolated gate-driver, and the [ISO7841](#), a reinforced quad-channel digital isolator.

In experiment 1 we short circuited the isolator’s output pins, while raising the isolator’s supply voltage until the isolator was no longer functional.

In experiment 2, using a surge generator, we applied repetitive high-voltage strikes (1 kV and 2 kV) to one-side of the isolator. This was to simulate the impact of short circuits to high-voltage DC buses in motor drive, solar inverter, and other similar applications.

Table 1 lists the results of these experiments. In all cases, after the high-power stress, all isolators maintained a high-impedance between side 1 and side 2. That is, they “fail open.” Additionally, all parts were further tested for basic isolation rating of 3 kVRMS for 60 seconds. All devices were able to withstand this voltage without breakdown. In other words, basic isolation was preserved after the high-power test. As an extreme test, we applied 50 2-kV surge impulses of both positive and negative polarity to two units each of the gate driver and digital isolator. Even after such a severe stress, the isolators maintained high impedance between side 1 and side 2, maintained basic isolation, and “failed open.”

After we applied the high-power stress, we de-capsulated and photographed some of these devices to check the internal state of each (**Figures 6–7**). The results are consistent with expectations

Device	Test description	Number of devices tested	Observation	Post-stress RIO	Post-stress VISO 60-s test, 3 k _V RMS
ISO5851	Gate-driver output shorted to side-2 ground. Supply was raised to 50V until the device became damaged.	5	Die 3 damaged	> 1 TΩ	Passed
	2 kV surge on gate-driver output, 5 times each each polarity (+ve and –ve).	5	Die 3 damaged	> 1 TΩ	Passed
	2 kV surge on gate-driver output, 50 times each polarity (+ve and –ve).	2	Die 3 damaged	> 1 TΩ	Passed
ISO7841	All side-2 pins shorted to side-2 ground or supply, or were left floating. Supply was raised to 25V until the device became damaged.	5	Die 2 damaged	> 1 TΩ	Passed
	1 kV or 2 kV surge on all side-2 pins, 5 times each polarity (+ve and –ve).	4	Die 2 damaged	> 1 TΩ	Passed
	2 kV surge on all side-1 pins, 5 times each polarity (+ve and –ve).	2	Die 1 damaged	> 1 TΩ	Passed
	2 kV surge on all side-1 pins, 50 times each polarity (+ve and –ve).	2	Die 1 damaged	> 1 TΩ	Passed
	2 kV surge on all side-2 pins, 50 times each polarity (+ve and –ve).	1	Die 2 damaged	> 1 TΩ	Passed

Table 1: Summary of tests performed on TI reinforced isolators to check if the devices experienced “fail open” post EOS stress.




Figure 6: EOS damage is limited to the die that suffers the high-power event (ISO7841).




Figure 7: EOS damage is limited to the driver-die that suffers the high-power event (ISO5841).

from our failure analysis. While the die facing the high-power stress was substantially damaged, at least one-die with one isolation capacitor was completely preserved. This die was responsible for the “fail open” nature observed. In the case of ISO5851, being a three-die module, the damage was limited to the gate-driver die, and damage to the isolation barrier was minimal.

Other TI reinforced isolators

The analysis and results presented in this paper are equally applicable to other series capacitor reinforced isolators from TI, including ISO77xx digital isolators, ISO1042 isolated CAN transceivers, UCC21520 and UCC53xx isolated gate-drivers, and AMC13xx isolated $\Sigma\Delta$ modulators and isolated amplifiers.

Conclusions

In order to determine if additional precautions are needed to prevent electrical hazards at the system

level, it is important to fully understand the failure modes of isolators used in high-voltage systems under both normal and fault conditions. Isolators, by definition, “fail short” when voltages across the isolation barrier exceed rated limits (**failure mode 1**). This failure mode can be avoided by choosing isolators that meet, preferably with margin, the specifications set forth by the relevant end equipment electrical safety standards. Because TI reinforced isolators offer the highest isolation performance available in the market today, they provide the highest margin against this type of failure mode. When the safety-limiting current or power limits of the isolators are violated (**failure mode 2**), the isolator’s isolation barrier can potentially be compromised. In TI reinforced isolators that use series-capacitor isolation, the damage in this mode is limited to one capacitor. That leaves the other capacitor intact, causing these isolators to “fail open,” preserving basic isolation.

References

1. Anant S Kamath, Kannan Soundarapandian. [High-voltage reinforced isolation: Definitions and test methodologies](#). Texas Instruments White Paper, November 2014.
2. Anant S Kamath, [Isolation in AC Motor Drives: Understanding the IEC 61800-5-1 Safety Standard](#). Texas Instruments White Paper, November 2015.
3. 61800-5-1 Ed. 2.0., Adjustable speed electrical power drive systems, safety requirements, electrical, thermal and energy, International Electrotechnical Commission (IEC), July 2007.
4. 60060-1:2010 Ed 3.0, High-voltage test techniques – Part 1: General definitions and test requirements. International Electrotechnical Commission (IEC), September 2010.
5. Download these data sheets: [ISO5851](#), [ISO7841](#), [ISO7741](#), [ISO1042](#), [UCC21520](#), [UCC5390](#), [AMC1301](#), [AMC1305M25](#), [AMC1311](#).

Important Notice: The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer's applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company's products or services does not constitute TI's approval, warranty or endorsement thereof.

The platform bar is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated