## LM10

National Semiconductor Develops New Complementary Bipolar Process For High

Speed, High Performance Analog



Literature Number: SNOA843

# **Technology Edge**

Reprinted from Semiconductor Fabtech, Edition 14. This material is posted here with permission of Semiconductor Fabtech. Such permission does not in any way imply endorsement of any of National Semiconductor's products or services Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from Semiconductor Fabtech. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

### National Semiconductor Develops New Complementary Bipolar Process For High Speed, High Performance Analog

By Michael Maida - Senior Member of Technical Staff

Today the market for high speed analog ICs is growing rapidly due to the ever-increasing demand for bandwidth. These ICs are finding applications such as xDSL and cable modems, set-top boxes, contact image scanners, DVD players and CD-ROMs. For portable, battery-powered and USB applications, power consumption must be low. In many of these designs, single-supply operation at 5V or 3V is preferred. National Semiconductor has developed its VIP10<sup>™</sup> process in order to serve these markets.

VIP10 is the latest member of National's VIP<sup>™</sup> (Vertically Integrated PNP) family of complementary bipolar processes, starting with VIP1 in 1986. It is a significant advancement of National Semiconductor's complementary bipolar process capabilities (see Table 1). Complementary bipolar transistor designs, by using high-performance NPN and PNP transistors, can offer the best combinations of features required in today's high speed amplifiers: high bandwidth, low power consumption, low supply voltages, large output swing, high output current and low distortion. In March 2001, National launched its LMH<sup>™</sup> (Linear Monolithic High-Speed) family of high speed amplifiers designed on the VIP10 process.

Process	VIP1	VIP2	VIP3	VIP10	Units
Year	1986	1988	1994	2000	
NPN Ft	0.4	0.8	3.0	9.0	GHz
NPN β	250	250	150	100	
NPN Va	200	150	150	120	V
PNP Ft	0.2	0.5	1.6	8.0	GHz
PNP β	150	80	60	55	
PNP Va	60	40	50	40	V
Cjs	2.0	1.5	0.5	0.005	рF
Emitter Width	15	11	2	1	μm
Minimum Transistor Area	20000	18000	2400	300	μm <sup>2</sup>
Max Supply V	36	36	32	12	V
Isolation	JI	JI	JI	DI	
Other	Implanted Emitter, Base	Implanted Emitter, Base	Poly Emitter	Double Poly	

TABLE 1: NATIONAL SEMICONDUCTOR COMPLEMENTARY BIPOLAR PROCESSES

#### Why Complementary Bipolar

Just as complementary MOS (CMOS) processes incorporate NMOS and PMOS field-effect transistors, complementary bipolar (CB) processes incorporate NPN and PNP bipolar junction transistors. CMOS is ubiquitous today because CMOS logic gates dissipate no static power yet have high drive current and speed. In a similar fashion, CB processes enable class AB output stages with very low quiescent current and high output drive in analog circuits.

Furthermore CB processes permit high-swing complementary common-emitter output stages, commonly known

as "rail-to-rail outputs." On some processes, these output stages can be a challenge to design with well-controlled frequency and time-domain responses as the output transistors vary from quiescent conditions to sinking or sourcing high currents to near saturation. of the output transistors. Its low collector resistance and reduced quasi-saturation effects make VIP10 well suited for rail-to-rail output stages.

Low supply operation is increasing important today since many systems employing high-speed analog circuits employ only a single supply voltage such as 5V or 3V. The minimum supply voltage for bipolar designs is a forward base-emitter voltage plus a saturation voltage or approximately 1V. National Semiconductor's LM10 op amp/reference, introduced in 1978, operates down to a 1V supply. Since the LM10 was fabricated on a junction-isolated process lacking a high-performance PNP, its gain-bandwidth product is a low 100KHz. With VIP10, one could design an op amp with a 1V minimum supply voltage and a gain-bandwidth product about 1000x greater.

Rail-to-rail input stages can be designed on a CB process, by combining both PNP and NPN inputs stages. Other circuitry is required to steer current to the appropriate differential pair depending on the common-mode voltage and both stages usually require a folded-cascode to level shift. A CB process having high-performance BJTs of both types will ensure consistent performance stage when either input stage is active. Small device footprint reduces the die size required by this more complex circuit.

#### Advantages of CB over CMOS

The VIP10 process development had the goal of delivering the highest level of analog performance possible while minimizing wafer cost and development time. The performance benefits of complementary bipolar analog ICs can be seen in the analog circuits used in wired broadband applications such as xDSL and cable modems. The most critical analog blocks are the drivers and receivers. Receivers using low base-resistance BJTs can offer low input noise voltage with a much lower operating current and die area than CMOS designs, due to differences in device physics.

Line drivers must drive transmission-line loads to high power levels with low distortion. CB designs yield lower distortion than CMOS due to the higher transconductance of BJTs. Futhermore, the high gate capacitance of large MOSFETdevices would cause problems with stability or power dissipation. In practice, complementary bipolar designs are superior in combining low distortion, low power dissipation and frequency stability. The higher breakdown voltages achievable in high-speed BJTs gives CB line driver higher output swing.

In CMOS, the key dimension is the minimum channel length, which determines the power-delay product and the IC area. Reducing MOS channel length is expensive since it is set primarily by lithography. The analogous parameter for bipolar transistors is the vertical dimension of the active base region ("base width"), critical for determining current gain and transition frequency. These junction profiles are controlled by implantation and RTA. Since the minimum feature size for a BJT (usually the emitter stripe width) is less important than for CMOS, a high-performance CB process can be developed with a less investment of capital and time. VIP10's minimum emitter width is 1um, allowing it to be manufacturable at a low cost.

#### Process Architecture Minimizes Parasitic R and C for Higher Speed/Power Ratio

VIP10's excellent transistor performance stems from its advanced process architecture. See the VIP10 Transistor Cross-Section in **Figure 1.** The active area is Silicon-On-Insulator (SOI) which is fabricated using the bonded wafer technique. This produces a buried oxide layer which isolates the bottom of the epi tubs, which are usually the collectors of bipolar transistors. P and N type buried layers are followed by epi growth. Trenches are anisotropically etched into the silicon and filled to form the isolation sidewalls. Consequently the VIP10 transistor collectors are fully dielectrically isolated (DI) and have no P-N junction between the collectors and substrate or well. Previous generation processes were junction isolated (JI) so that the BJT collector-substrate capacitance (Cjs) was primarily a junction capacitance. Since junction capacitance varies with voltage, this caused undesirable variations in AC performance as supply voltage and output voltage are varied and increased distortion.




Figure 1: VIP10 Transistor Cross Section

Collector-substrate capacitance on a JI process is usually higher than on a DI process. High Cjs will either degrade amplifier frequency response or require increased quiescent current. The situation gets even worse for one transistor type on JI. National's VIP1, VIP2 and VIP3, like most bipolar processes, are fabricated on a p-type substrate wafer. In order to isolate the PNP transistor collectors from the substrate, an n-type buried isolation diffusion is employed. This n-type diffusion must be more highly doped than the p-substrate. This highly doped junction causes the Cjs of the PNP to be much higher than that of the NPN. On VIP10, thanks to its dielectric isolation, collector-substrate capacitance of the minimum devices is an extremely low 5 fF, independent of voltage and equal for both NPN and PNP.

The next parasitic capacitance to address is the collector-base or Cjc. Cjc is also critical in high speed designs. When referred to the input of a voltage gain stage, this capacitance will increase due to the Miller effect. In high speed transistors, a lightly doped intrinsic base is contacted by a highly doped extrinsic base diffusion. This extrinsic base region produces a large base sidewall capacitance. VIP10 eliminates this problem with dielectric isolation at the sidewalls. This is done with a shallow trench etch and fill rather than the using LOCOS oxidation, which could produce defects resulting in high leakage currents and poor analog circuit yield.

Two different polysilicon layers are used for emitter and base contacts. This permits the critical emitter and base regions to be self-aligned. A poly 1 region defines the extrinsic base region. A hole inside the poly 1 geometry is the emitter window and intrinsic base. The emitter is separated from the extrinsic base by a nitride spacer. The emitter is contacted by the Poly 2, allowing the base pickup to be very close to the emitter, reducing the extrinsic base resistance (Rbb'.) Both polysilicon layers are salicided, further reducing the parasitic resistances in series with emitter, base and collector.

The minimum VIP10 transistors have a very small 300um<sup>2</sup> footprint, 1/8 that of the previous generation. This is another benefit of the features just discussed. The double-poly architecture reduces spacing from the emitter to the base pickup compared to the conventional single-poly approach. The shallow trench isolation on the base sidewalls allows the collector pickup to be very close to the base without decreasing the breakdown voltage or increasing the capacitance. Finally, the trench isolation around the device drastically shrinks the area required for isolation

#### **Transistor Characteristics for High Performance Circuits**

The most common AC figure of merit for a bipolar transistor is the transition frequency or Ft., which is the frequency at which the common-emitter current gain decreases to unity. The Ft of the VIP10 NPN and PNP at Vce= 5V are 9GHz and 8GHz respectively, about 50% higher than on competitive processes. The transistor Ft

being high means that its emitter-base diffusion capacitance will be low for a given operating point. With VIP10 transistors, National can design amplifiers either with bandwidths exceeding 1 GHz or with bandwidths in the 100MHz range with very low power consumption. This is because the internal stages will have low phase shifts even at very low operating currents, since both diffusion and parasitic capacitances have been greatly reduced. Ft can dramatically decrease at lower voltages on some bipolar process. But Ft's on VIP10 remain high at Vce=1V: 7GHz for the NPN and 5GHz for the PNP.

High-speed transistors tend to have poor DC performance, but this is not true for VIP10. Beta and Early voltage are 100 and 120V for the NPN and 55 and 40V for the PNP. A common DC figure of merit is beta multiplied times Early voltage which is related to the gain obtainable from a single amplifier stage. Due to the lower mobility of holes compared to electrons, PNP transistors have lower b \*Va products than NPNs with comparable Fts and breakdown voltages. The VIP10 PNP has a b \*Va product of 2200V, BVceo of 12V and Ft of 8GHz which is a world class combination for a complementary bipolar linear IC process.

Low current performance, sometimes a concern on high speed processes, is not an issue on VIP10. Transistor beta is very constant over more than 4 decades of collector current. Entire VIP10 operational amplifiers have been designed with supply currents below 10uA.

#### **Future Directions**

National is moving forward in process development and product development for high speed amplifiers. Increased integration capability will be added to the VIP10 process and new LMH designs will be released in the fall of 2001.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
	TI E2E Community Home Dege		a O a Al a a m

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated