(ExpressProject ""
  (ProjectVersion "19981106")
  (ProjectType "PCB")
  (Folder "Design Resources"
    (Folder "Library")
    (File ".\tsw1418_e2.dsn"
      (Type "Schematic Design"))
    (BuildFileAddedOrDeleted "x")
    (CompileFileAddedOrDeleted "x")
    (NoModify)
    (ANNOTATE_Scope "0")
    (ANNOTATE_Mode "1")
    (ANNOTATE_Action "3")
    (Annotate_Page_Order "0")
    (ANNOTATE_Reset_References_to_1 "FALSE")
    (ANNOTATE_No_Page_Number_Change "FALSE")
    (ANNOTATE_Property_Combine "{Value}{Source Package}{POWER_GROUP}")
    (ANNOTATE_IncludeNonPrimitive "FALSE")
    (ANNOTATE_PreserveDesignator "FALSE")
    (ANNOTATE_PreserveUserEdits "FALSE")
    (ANNOTATE_Refdes_Control_Required "FALSE")
    (Update_Instace_for_External_Design "FALSE")
    (Annotate_type "Default")
    (width_pages "100")
    (width_start "80")
    (width_End "80")
    (IREFReportFile
       "C:\CADENCE_DESIGNS\PCB\TSW1418_E2\DESIGN_DATA\TSW1418_E2.csv")
    (IREFViewOutput "0")
    ("Create Allegro Netlist" "TRUE")
    ("Allegro Netlist Directory" "allegro")
    ("View Allegro Netlist Files" "FALSE")
    ("Allegro Netlist Create DCF File" "FALSE")
    ("Update Allegro Board" "TRUE")
    ("Allegro Netlist Input Board File" "ALLEGRO\TSW1418_E2_7-13.brd")
    ("Allegro Netlist Output Board File" "ALLEGRO\TSW1418_E2_7-13_NOON.brd")
    ("Allegro Netlist Remove Etch" "FALSE")
    ("Allegro Netlist Place Changed Component" "ALWAYS_REPLACE")
    ("Allegro Netlist Open Board in Allegro" "ALLEGRO")
    ("Allegro Setup Backup Versions" "3")
    ("Allegro Setup Output Warnings" "TRUE")
    ("Allegro Setup Ignore Constraints" "FALSE")
    ("Allegro Setup Part Type Length" "31")
    ("Allegro Netlist Combine Property String" "PCB Footprint")
    ("Allegro Netlist Ignore Fixed Property" "FALSE")
    ("Allegro Netlist User Defined Property" "FALSE")
    (Netlist_TAB "0"))
  (Folder "Outputs"
    (File ".\tsw1418_e2.csv"
      (Type "Report"))
    (File ".\allegro\pstxnet.dat"
      (Type "Report")
      (DisplayName "pstxnet.dat"))
    (File ".\allegro\pstxprt.dat"
      (Type "Report")
      (DisplayName "pstxprt.dat"))
    (File ".\allegro\pstchip.dat"
      (Type "Report")
      (DisplayName "pstchip.dat")))
  (Folder "Referenced Projects")
  (GlobalState
    (FileView
      (Path "Design Resources")
      (Path "Design Resources" ".\tsw1418_e2.dsn")
      (Path "Design Resources" ".\tsw1418_e2.dsn" "SCHEMATIC")
      (Path "Outputs")
      (Select "Design Resources" ".\tsw1418_e2.dsn"))
    (HierarchyView)
    (Doc
      (Type "COrCapturePMDoc")
      (Frame
        (Placement "44 2 3 -1 -1 -9 -36 0 413 0 590"))
      (Tab 0))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 0 688 -9 -36 180 1815 180 660")
        (Scroll "-258 0")
        (Zoom "70")
        (Occurrence "/"))
      (Path "C:\CADENCE_DESIGNS\PCB\TSW1418_E2\DESIGN_DATA\TSW1418_E2.DSN")
      (Schematic "SCHEMATIC")
      (Page "04 - ADC I/F, FMC"))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -9 -36 90 1751 90 596")
        (Scroll "1333 1506")
        (Zoom "288")
        (Occurrence "/"))
      (Path "C:\CADENCE_DESIGNS\PCB\TSW1418_E2\DESIGN_DATA\TSW1418_E2.DSN")
      (Schematic "SCHEMATIC")
      (Page "05 - USB"))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -9 -36 120 1781 120 626")
        (Scroll "-43 0")
        (Zoom "100")
        (Occurrence "/"))
      (Path "C:\CADENCE_DESIGNS\PCB\TSW1418_E2\DESIGN_DATA\TSW1418_E2.DSN")
      (Schematic "SCHEMATIC")
      (Page "10 - FPGA Ground & Decoupling"))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -9 -36 150 1811 150 656")
        (Scroll "-43 0")
        (Zoom "100")
        (Occurrence "/"))
      (Path "C:\CADENCE_DESIGNS\PCB\TSW1418_E2\DESIGN_DATA\TSW1418_E2.DSN")
      (Schematic "SCHEMATIC")
      (Page "09 - Main Power"))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -9 -36 180 1841 180 686")
        (Scroll "-226 0")
        (Zoom "76")
        (Occurrence "/"))
      (Path "C:\CADENCE_DESIGNS\PCB\TSW1418_E2\DESIGN_DATA\TSW1418_E2.DSN")
      (Schematic "SCHEMATIC")
      (Page "07 - Bank 14 & 15"))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -9 -36 210 1871 210 716")
        (Scroll "-271 0")
        (Zoom "70")
        (Occurrence "/"))
      (Path "C:\CADENCE_DESIGNS\PCB\TSW1418_E2\DESIGN_DATA\TSW1418_E2.DSN")
      (Schematic "SCHEMATIC")
      (Page "03 - ADC Interface, CMOS Header"))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -9 -36 0 1661 0 506")
        (Scroll "-363 0")
        (Zoom "58")
        (Occurrence "/"))
      (Path "C:\CADENCE_DESIGNS\PCB\TSW1418_E2\DESIGN_DATA\TSW1418_E2.DSN")
      (Schematic "SCHEMATIC")
      (Page "08 - Bank 16 & 34 & 35"))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -9 -36 30 1665 30 510")
        (Scroll "463 1038")
        (Zoom "185")
        (Occurrence "/"))
      (Path "C:\CADENCE_DESIGNS\PCB\TSW1418_E2\DESIGN_DATA\TSW1418_E2.DSN")
      (Schematic "SCHEMATIC")
      (Page "02 - LEDS, SWITCH & CLK SMAS")))
  (PartMRUSelector
    (Res_0402_4.7k
      (FullPartName "Res_0402_4.7k.Normal")
      (LibraryName "C:\CAPTURE_SYMBOLS\HPA\RES.OLB")
      (DeviceIndex "0"))
    (VCC_BAR
      (LibraryName "C:\PROGRAM FILES\ORCAD92\CAPTURE\LIBRARY\CAPSYM.OLB")
      (DeviceIndex "0"))
    (Res_0402_10k
      (FullPartName "Res_0402_10k.Normal")
      (LibraryName "C:\CAPTURE_SYMBOLS\HPA\RES.OLB")
      (DeviceIndex "0"))
    (Res_0805_Zero_H
      (FullPartName "Res_0805_Zero_H.Normal")
      (LibraryName "C:\CAPTURE_SYMBOLS\HPA\RES.OLB")
      (DeviceIndex "0"))
    (OFFPAGELEFT-R
      (LibraryName "C:\CADENCE\SPB_15.5.1\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB")
      (DeviceIndex "0"))
    ("SHUNT-HEADER - 2POS"
      (FullPartName "SHUNT-HEADER - 2POS.Normal")
      (LibraryName "C:\CAPTURE_SYMBOLS\HPA\HPA.OLB")
      (DeviceIndex "0"))
    (HEADER_1x2_100
      (FullPartName "HEADER_1x2_100.Normal")
      (LibraryName "C:\CAPTURE_SYMBOLS\CONNECTORS\HEADERS.OLB")
      (DeviceIndex "0"))
    (CAP_0805_1uF_16V
      (FullPartName "CAP_0805_1uF_16V.Normal")
      (LibraryName "C:\CAPTURE_SYMBOLS\HPA\CAPS.OLB")
      (DeviceIndex "0"))
    (GND
      (LibraryName "C:\CADENCE\PSD_15.1\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB")
      (DeviceIndex "0"))
    (CON_SMVT_40X10_SEAF
      (FullPartName "CON_SMVT_40X10_SEAFE.Normal")
      (LibraryName "C:\CAPTURE_SYMBOLS\CONNECTORS\CONNECTORS.OLB")
      (DeviceIndex "4")))
  (MPSSessionName "a0868815")
  (ISPCBBASICLICENSE "false"))
