

MAXWELL INDUSTRIAL APPLICATION BOARD

TABLE OF CONTENTS


PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM
04	STACKUP CONNECTOR
05	CAN/RS485/BOARD ID INTERFACE
06	RGMII ETHERNET PHY 0
07	RGMII ETHERNET PHY 1
08	RGMII ETHERNET PHY 2
09	RGMII ETHERNET PHY 3
10	LED
11	SPI/I2C IO EXPANDER
12	HARDWARE SCHEMATICS

REV	E4
VER	1.0

REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.1	17th AUG 2018	Drafted from Rev E3, Ver 1.0 schematics.	Mistral Design Team	AJIT MB	AJIT MB
0.2	17th AUG 2018	Added TX_CLK jumper options to connect MII& RGMII mode and added Pullup on IDK_SPI_CSn_3V3 net	Mistral Design Team	AJIT MB	AJIT MB
0.3	23rd AUG 2018	Added Test Points on EDC_SYNC_OUT signals	Mistral Design Team	AJIT MB	AJIT MB
1.0	23rd AUG 2018	Baselined	Mistral Design Team	AJIT MB	AJIT MB

BLOCK DIAGRAM



Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM


Size PROC064

Date: Tuesday, September 04, 2018

Sheet 3 of 12

Rev

E4




Designed for TI by Mistral Solutions Pvt Ltd




STACKUP CONNECTOR

Size	PROC064	Rev
C		E4
Date:	Tuesday, September 04, 2018	Sheet 4 of 12

CAN INTERFACE




BOARD ID EEPROM



I2C address: 0x52h or Set by CP board

RS485 INTERFACE







- (4) CAN0_TX >>> CAN0_TX
- (4) CAN0_RX >>> CAN0_RX
- (4) CAN1_TX >>> CAN1_TX
- (4) CAN1_RX >>> CAN1_RX
- (4) EEPROM_I2C_SCL >>> EEPROM_I2C_SCL
- (4) EEPROM_I2C_SDA >>> EEPROM_I2C_SDA
- (4) EEPROM_A0 >>> EEPROM_A0
- (4) EEPROM_A1 >>> EEPROM_A1
- (4) EEPROM_A2 >>> EEPROM_A2
- (4) RS485_UART_RX <<< RS485_UART_RX
- (4) RS485_UART_RTSn <<< RS485_UART_RTSn
- (4) RS485_UART_TX <<< RS485_UART_TX
- (4) CAN0_STB >>> CAN0_STB
- (4) CAN1_STB >>> CAN1_STB

Designed for TI by Mistral Solutions Pvt Ltd





Title			CAN/RS485/BOARD ID INTERFACE		
Size	PROC064				Rev
C					E4
Date:	Tuesday, September 04, 2018		Sheet	5	of 12






U9
DP83867IRPAPT





PHY ADD = 00011
Auto_neg =Enabled
ANEGsel 10/100/1000



RGMII Mode:
Mount : R315, R316, R319, R321, R323,R454
Unmount : R317, R318, R320, R322, R324, R338, R446, R447 ,R455


MII Mode:
Mount : R317, R318, R320, R322, R324, R338, R446, R447,R455
Unmount : R315, R316, R319, R321, R323,R454




Designed for TI by Mistral Solutions Pvt Ltd



Title		
RGMII ETHERNET PHY 1		
Size	Rev	
C	PROC064	E4
Date:	Tuesday, September 04, 2018	Sheet 7 of 12












Designed for TI by Mistral Solutions Pvt Ltd



Title		
LED		
Size	PROC064	Rev
C		E4
Date:	Tuesday, September 04, 2018	Sheet 10 of 12




HARDWARE SCHEMATICS


ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

SCREWS



WASHER's



FIDUCIALS




LABEL


Board Serial No.



BARE PCB



LOGOs



Designed for TI by Mistral Solutions Pvt Ltd



HARDWARE SCHEMATICS

Size		Rev	
C		E4	
Date:		Sheet 12 of 12	