

# AM64x STARTER KIT EVM BOARD

## SK-AM64B

### TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM AM64xx SKEVM BOARD
04	BLOCK DIAGRAM - XDS110 DEBUGGER
05	POWER BLOCK DIAGRAM
06	POWER SEQUENCE
07	RESET ARCHITECTURE
08	GPIO MAPPING TABLE
09	I2C TREE
10	SOC SUPPLY RAILS AND POWER SUPPLIES
11	CAPS FOR SOC POWER SUPPLIES
12	SOC VSS
13	SOC DDRSS AND LPDDR4 MEMORY INTERFACE
14	SOC MMC0..2 INTERFACE AND ON-BOARD WL1837 DEVICE
15	SOC OSPI/QSPI INTERFACE AND OSPI FLASH
16	SD CARD - LOAD SWITCH, LOAD SWITCH RESET LOGIC AND DATA INTERFACE
17	CPSW3G RGMII 1 - ETHERNET PHY
18	CPSW3G RGMII 2 - ETHERNET PHY
19	TEST AUTOMATION - CONNECTOR,POWER SUPPLY, POWER MUX
20	BOOT MODE CONFIGURATION BUFFERS, RESISTOR DIVIDERS AND DIP SWITCHES
21	XDS110 DEBUGGER AND POWER

PAGE	CONTENTS
22	SOC JTAG INTERFACE AND JTAG BUFFERS
23	JTAG 20 PIN cTI CONNECTOR AND BUFFERS
24	CP2105 DUAL UART TO USB BRIDGE
25	SOC (ICSSG) PRG0 AND PRG1, PRU HEADER
26	USER EXPANSION CONNECTOR
27	SOC - MCU CONNECTOR
28	USB 3.0 HOST INTERFACE
29	SOC AND ETHERNET PHY CLOCK BUFFER
30	INDUSTRIAL ETHERNET COMMUNICATION LEDs
31	SoC MAIN AND MCU DOMAIN
32	SOC PUSH BUTTON RESET INPUTS, DEBOUNCE LOGIC FOR RC RESET
33	USER TEST LEDs
34	DIGITAL TEMPERATURE SENSOR
35	BOARD ID EEPROM
36	IO EXPANDER
37	EXTERNAL LVCMOS CLOCK (OSCILLATOR)
38	USB MAIN INPUT 5V DC
39	PMIC POWER SUPPLY AND 3.3V VSYS LOAD SWITCH
40	PMIC POWER SUPPLY - DISCRETE POWER SUPPLIES - EPHY AND eFUSE
41	STRAP CONFIGURATIONS OF ETHERNET PHYS
42	ASSEMBLY NOTES AND MOUNTING HARDWARE

#### Revision Number

REV	A
VER	1.4
BOM Variant	002

Note :-  
Raspberry  
Pi is the  
trademark /  
wordmark of  
Raspberry Pi  
Foundation

#### D-Note :-

SK/EVM is a device evaluation board or platform. The SK/EVM is not a reference design. In some cases the EVM implementation may deviate from the optimum solution to provide a better customer experience or provide flexibility for customers to be able to validate the SOC functionality. TI expects and recommends customers to carefully review and follow all requirements defined in the datasheet, silicon errata, and TRM when designing their custom board. The information found in the datasheet should always take precedence over the SK/EVM implementation.

#### R-Note :-

- \*Verify the DNI components configuration with respect to the EVM schematics (Use PDF) after completion of board design before board assembly
- \*A standard 5% tolerance resistor can be used for most of the series and parallel pull resistor
- \*Be sure to read through all the D-Notes (Design notes), R-Notes (Review notes) and CAD notes during board design and before start of board build. (Refer FAQs listed for additional details)

### KEY LINKS TO COLLATERALS

Hardware Design Guide : <a href="https://www.ti.com/lit/an/sprad67a/sprad67a.pdf">https://www.ti.com/lit/an/sprad67a/sprad67a.pdf</a>
Schematic Design and Review Checklist : <a href="https://www.ti.com/lit/an/spracu5c/spracu5c.pdf">https://www.ti.com/lit/an/spracu5c/spracu5c.pdf</a>
PMIC Power Solutions application note : <a href="https://www.ti.com/lit/an/slvafe9/slvafe9.pdf">https://www.ti.com/lit/an/slvafe9/slvafe9.pdf</a>
DDR Board Design and Layout Guidelines : <a href="https://www.ti.com/lit/an/spracula/spracula.pdf">https://www.ti.com/lit/an/spracula/spracula.pdf</a>
SKs (Starter Kits) for reference : TMDS64EVM, SK-AM64B

Designed for TI by Mistral Solutions Pvt Ltd



Title      TABLE OF CONTENTS

Size	PROC100A 002	Rev
C		A
Date:	Tuesday, June 18, 2024	Sheet    1    of    43

REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
1.0	20th APR 2022	Drafted from "PROC100E4_SCH" Document and updated PG2.0 changes.	Mistral Design Team	Krishna Prasad	Krishna Prasad
1.1	21st APR 2022	Power Mux added, R375 added, R138 is replaced to 0E from 1M ohm, R469 & R470 are removed, C343 is made as DNI.	Mistral Design Team	Krishna Prasad	Krishna Prasad
1.2	21st APR 2022	Antenna Tuning Network C2, L2 and L4 values updated	Mistral Design Team	Krishna Prasad	Krishna Prasad
1.3	12th SEPT 2022	PMIC Buck Capacitors replaced with 47uF (C373, C374, C376), RSVD ball names updated in SoC and Replaced obsolete components with alternate components.	Mistral Design Team	Krishna Prasad	Krishna Prasad
1.4	18 JUNE 2024	Updated SoC Part Number, Enabled Voltage ratings for all the capacitors and added Design Review notes Moved to DNI : C20, C21, Y1  Moved to Mount : R226, R227, R228, R229, R230, R236, R238, R240, R466, R84, R85, R68, R69, R70, R113, R266.  C47 - 4.7uF changed to 1uF; C35 - 22uF changed to 4.7uF; C81 - 1uF changed to 0.1uF; C83 - 2.2uF changed to 1uF.  Bootmode Buffers & DIP Switch Pullup resistors -1.1K_1% changed to 1K_1%;R251,R45 - 22E changed to 0E; R241 - 100K_1% changed to Std 10K; R400 - 10E changed to 0E; R286 - 16.5K_0.1% changed to 16.5K_1%; R294 - 3.48K_0.1% changed to 3.48K_1%; R31,R86 - 11K_1% changed to 10K_1%; R87,R334,R503,Bootmode DIP Switch's Pulldown resistors - 100K_1% changed to Std 100K; R284,R249 - Std 10K changed to 10K_1%;  R84,R85,R68,R69,R70,R226,R227,R228,R229,R230,R236,R238,R240,R465,R35,R247,R233,R239,R245,R88,R253,R258,R105,R122,R113,R266,R7,R8,R9,R11,R13,R15,R16,R374,R373,R372,R371,R370,R369,R375,R513,R511,R518,R515,R323,R441,R223,R224,R231,R225,R76,R336,R235,R232,R321,R174,R461,R462,R463,R464,R368,R392,R124,R123, R120,R121,R109,R365,R366,R367,R391,R343,R188,R62,R405,R497 - 10K_1% changed to Std 10K;  R206,R209,R387,R388,R512,R519,R107,R197,R275, I2C pull ups - 4.7K_1% changed to Std 4.7K.	Mistral Design Team		

LINKS TO KEY FAQs

<a href="https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1185502/faq-am6442-am6441-am6422-am6421-am6412-am6411-custom-board-hardware-design-collaterals-to-get-started">https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1185502/faq-am6442-am6441-am6422-am6421-am6412-am6411-custom-board-hardware-design-collaterals-to-get-started</a>
<a href="https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1285107/faq-am64x-am62x-am62ax-am62px-custom-board-hardware-design---collaterals-for-reference-during-schematic-design-and-schematics-review">https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1285107/faq-am64x-am62x-am62ax-am62px-custom-board-hardware-design---collaterals-for-reference-during-schematic-design-and-schematics-review</a>
<a href="https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1347060/faq-am6442-am6441-am6422-am6421-am6412-am6411-custom-board-hardware-design---design-and-review-notes-for-reuse-of-sk-am64b-schematics">https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1347060/faq-am6442-am6441-am6422-am6421-am6412-am6411-custom-board-hardware-design---design-and-review-notes-for-reuse-of-sk-am64b-schematics</a>
<a href="https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1274160/faq-am6442-am6441-am6422-am6421-am6412-am6411-custom-board-hardware-design---faqs-related-to-processor-collaterals-functioning-peripherals-interface-and-evm-starter-kit">https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1274160/faq-am6442-am6441-am6422-am6421-am6412-am6411-custom-board-hardware-design---faqs-related-to-processor-collaterals-functioning-peripherals-interface-and-evm-starter-kit</a>

Designed for TI by Mistral Solutions Pvt Ltd



Title REVISION HISTORY

Size	PROC100A 002	Rev
C		A
Date:	Tuesday, June 18, 2024	Sheet 2 of 43

BLOCK DIAGRAM\_AM64x\_SKEVM


Functional Block Diagram

D-Note :-  
Type-C Power Connector  
No Data role  
Power role - SINK

D-Note :-  
Refer Device Comparison section of the  
processor data sheet for supported cores,  
peripherals and memory size

D-Note :-  
Pin (OBSCCLK) D17 of the SoC are main domain  
Observation clock output for test and debug  
purposes only.  
Add a TP near to the SoC and provision to  
isolate the signal for testing whenever  
possible  
Pins (MCU\_OBSCCLK) C6 and E10 of the SOC are  
MCU Domain Observation clock output for test  
and debug purposes only.  
Add a TP near to the SoC and provision to  
isolate the signal for testing whenever  
possible

D-Note :-  
Drive strength configuration is currently not  
supported.  
The drive strength must remain in the default  
state since this is the only condition used  
during timing closure of the peripherals.  
The devices are set to maximum drive strength.  
Please reference to the IBIS model to find the  
drive strength of the IOs.



Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM

Size PROC100A 002


Date: Tuesday, June 18, 2024

Sheet 3 of 43


Rev

A

BLOCK DIAGRAM\_XDS110



POWER BLOCK DIAGRAM



Designed for TI by Mistral Solutions Pvt Ltd



Title POWER BLOCK DIAGRAM

Size C PROC100A 002

Rev A

Date: Tuesday, June 18, 2024

Sheet 5 of 43



POWER SEQUENCE



Designed for TI by Mistral Solutions Pvt Ltd



Title POWER SEQUENCE

Size C PROC100A 002

Date: Tuesday, June 18, 2024

Sheet 6 of 43

Rev A

Designed for TI by Mistral Solutions Pvt Ltd



Title	RESET ARCHITECTURE
-------	--------------------

Size	PROC100A 002
C	

Date:	Tuesday, June 18, 2024	Sheet	7	of	43
-------	------------------------	-------	---	----	----

GPIO MAPPING TABLE

AM64x GPIO MAPPING TABLE										
SI.NO	GPIO Description	GPIO Netname	Functionality	GPIO Used	SoC Muxed Signal Name	Direction with respect to SoC	Default State	Active State	Voltage Domain On Processor Side	Voltage Connected on SKEVM
1	IO Expander Interrupt	IO_EXP_INTn_SDIO	Interrupt	GPIO1_78	MMC1_SDWP	Input	High	Low	VDDSHV0	SoC_DVDD3V3
2	Enable for COM8 Level Translator	COM8_LS_EN	Enable	GPIO0_62	PRG1_PRU0_GPO17	Output	High	Low	VDDSHV2	SoC_DVDD3V3
3	Enable for WLAN Interface in COM8 Connector	WLAN_EN_SoC_LS	Enable	GPIO0_48	PRG1_PRU0_GPO3	Output	Low	High	VDDSHV2	SoC_DVDD3V3
4	Enable for BT Interface in COM8 Connector	BT_EN_SOC_LS	Enable	GPIO0_49	PRG1_PRU0_GPO4	Output	Low	High	VDDSHV2	SoC_DVDD3V3
5	WLAN SDIO out-of band interrupt line	WLAN_IRQ_LS	Interrupt	GPIO0_46	PRG1_PRU0_GPO1	Input	High	Low	VDDSHV2	SoC_DVDD3V3
6	OSPI Interrupt	OSPI_INTn	Interrupt	GPIO0_14	OSPI0_CSN3	Input	High	Low	VDDSHV4	SOC_DVDD1V8
7	OSPI Reset Control GPIO	GPIO_OSPI_RSTn	Reset	GPIO0_13	OSPI0_CSN2	Output	High	Low	VDDSHV4	SOC_DVDD1V8
8	User LED	TEST_LED1	Test	GPIO0_60	PRG1_PRU0_GPO15	Output	Low	High	VDDSHV2	SoC_DVDD3V3
9	User LED	TEST_LED2	Test	MCU_GPIO0_5	MCU_SPI1_CS0	Output	Low	High	VDDSHV_MCU	SoC_DVDD3V3
10	SD card load switch enable control	MMC1_SD_EN	Enable	IO Expander-P3		Output	High	High	VDDSHV0	SoC_DVDD3V3
11	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn	Interrupt							
12	PRU Connector Interrupt	PRU_INTn		GPIO1_70	EXTINTn	Input	High	Low	VDDSHV0	SoC_DVDD3V3
13	CPSW Ethernet PHY-1 Reset Control GPIO	GPIO_CPSW1_RST	Reset	IO Expander-P1		Output	High	Low	VDDSHV0	SoC_DVDD3V3
14	CPSW Ethernet PHY-2 Reset Control GPIO	GPIO_CPSW2_RST	Reset	IO Expander-P0		Output	High	Low	VDDSHV0	SoC_DVDD3V3
15	TEST GPIO1 from Test Automation	TEST_GPIO1	GPIO for communication with AM64x	GPIO1_59	UART1_RTSN	Input	High	Low	VDDSHV0	SoC_DVDD3V3
				MCU_GPIO0_6	MCU_SPI1_CS1	Input	High	Low	VDDSHV_MCU	SoC_DVDD3V3
16	BTUART_RTS or Bootmode10 switch select	BTUART_RTS_SEL	Switch Selection	GPIO0_63	PRG1_PRU0_GPO18	Output	Low	High	VDDSHV2	SoC_DVDD3V3
17	VPP 1.8V regulator Enable	VPP_LDO_EN	Enable	IO Expander-P4		Output	Low	High	VDDSHV0	SoC_DVDD3V3
18	MODE/STBY	PMIC_STBY	Standby Mode	GPIO0_51	PRG1_PRU0_GPO6	Output	High	Low	VDDSHV2	SoC_DVDD3V3
19	VSEL_SD/VSEL_DDR	VSEL_SD_SWITCH	SD Selection	GPIO0_45	PRG1_PRU0_GPO2	Output	High	High	VDDSHV2	SoC_DVDD3V3
20	Power Switch Enable for USB device	USB0_DRVBUS	Enable	GPIO1_79	USB0_DRVVBUS	Output	Low	High	VDDSHV0	SoC_DVDD3V3
21	RPI-HAT Detection	RPI_HAT_DETECT	Detection	IO Expander-P7		Input	High	Low	VDDSHV0	SoC_DVDD3V3
22	PRU Detection	PRU_DETECT	Detection	IO Expander-P2		Input	High	Low	VDDSHV0	SoC_DVDD3V3
23	PRU Power Switch Enable	PRU_3V3_En	Enable	GPIO0_64	PRG1_PRU0_GPO19	Output	Low	High	VDDSHV2	SoC_DVDD3V3
24	Rpi Power Switch Enable	RPI_PS_5V0_En	Enable	IO Expander-P6		Output	Low	High	VDDSHV0	SoC_DVDD3V3
25	Rpi Power Switch Enable	RPI_PS_3V3_En	Enable	IO Expander-P5		Output	Low	High	VDDSHV0	SoC_DVDD3V3

Designed for TI by Mistral Solutions Pvt Ltd



Title GPIO MAPPING TABLE

Size C PROC100A 002


Rev A

Date: Tuesday, June 18, 2024 Sheet 8 of 43



I2C TREE

R-Note :-  
Add - Indicates  
Address





R-Note :-  
Refer below section of the data sheet  
Timing and Switching Characteristics  
I2C Exceptions

D-Note :-  
For I2C interfaces with open-drain  
output type buffer (I2C0 and MCU\_I2C0),  
an external pullup is recommended  
irrespective of the peripheral usage  
and IO configuration  
An RC is recommended when pulled to  
3.3V  
Refer Pin Connectivity Requirements  
section of SoC data sheet

D-Note :-  
Pullup resistors are recommended for  
all LVCMOS type emulated I2C  
interfaces.  
Location of the pullup is not a  
concern  
It is recommended to connect the  
pullups with the shortest possible  
stub

D-Note :-  
Select a capacitor with ESR < 1  $\Omega$ .  
Ensure the PCB loop inductance is < 2.5 nH  
Select 0201 package or smallest possible package  
Refer SoC Data sheet

D-Note :-  
Refer pin connectivity table of the SOC data sheet for connecting the USB IO, analog and core supplies when USB interface is not used. It is acceptable to have the supplies connected and all the USB pins left unconnected provided the USB driver is not initialized any time and the USB calibration procedure does not happen. Grounding the USB supplies as per pin connectivity requirements when not used saves power when low power is a critical requirement.




VDDSHV\_SD\_IO\_SoC VDDSHV\_SD\_IO

The diagram illustrates a voltage monitoring circuit. A red line representing the **VCC3V3SYS\_EXT** supply enters from the top left. It passes through a resistor **R281** (56.2K, 1%) and then a diode (D-Note) pointing towards ground. After the diode, the line continues through resistor **R280** (labeled **OE**) to a node labeled **VDDA\_SYS\_MON**. From this node, the line goes through resistor **R279** (9.76K, 0.1%) to ground (**DGND**). A second diode (D-Note) is connected in parallel with R279, pointing towards the **VDDA\_SYS\_MON** node.

D-Note :-  
Recommended implementing the voltage monitoring functionality using VMON VSYS for Early detection of supply failure


D-Note :-  
Add a filter cap across R279 Refer System Power Supply Monitor Design Guidelines section of SoC data sheet




R-Note :-  
Currently shipped device are SR2.0

D-Note :- Recommend implementing the voltage monitoring functionality using VMON\_VSYS for early detection of supply failure  
It is meant to be a power-fail indicator for the main input (higher) voltage rail that enters the PCB. For example, 5, 12, or 24 volts.  
The error associated with this monitor would require you to set the threshold significantly lower than the nominal to avoid false trigger  
Refer System Power Supply Monitor Design Guidelines section of the data sheet


# SOC POWER SUPPLIES - DECAPS



Cad Note :-  
Place 0.1 uF caps near to SoC pins




Cad Note :-  
To place after current sense resistor on VDD CORE plane






VDD ARRAY CORE






VDDA\_3P3\_SDIO



Cad Note :-  
Place 0.1 uF caps near to SoC pins



Cad Note :-  
Place 0.1 uF caps near to SoC pins



Cad Note :-  
Place 0.1 uF caps near to SoC pins

D-Note :-  
Common SOC LVCMOS IO interface guidelines  
1. Most of the SOC IOs are not fail-safe. No input should be applied before supply ramps.  
2. SOC LVCMOS inputs have minimum slew rate requirements specified  
3. SOC IO buffers are off during Reset. A pull is required near to the attached device being driven by the SOC IOs  
4. Any SOC IO that has a trace connected and not being actively driven needs a parallel pull.  
When adding pull is not feasible, ensure the traces are routed away from noisy signals

Designed for TI by Mistral Solutions Pvt Ltd



Title SOC POWER DECAPS

Size  
C PROC100A 002


Date: Tuesday, June 18, 2024

Sheet 11 of 43

Rev  
A

SOC POWER - VSS

D-Note :-  
ADC0\_REFN  
Connect the decap to J16 directly  
Connect J16 to ground through a 0R



Designed for TI by Mistral Solutions Pvt Ltd




Title SOC VSS


Size	Rev
C	A
Date:	Tuesday, June 18, 2024
Sheet	12 of 43





SOC LPDDR4 INTERFACE



LPDDR4 POWER DECAPS



LPDDR4 DEVICE



Designed for TI by Mistral Solutions Pvt Ltd



Title LPDDR4 INTERFACE

Size PROC100A 002

Date: Tuesday, June 18, 2024

Sheet 13 of 43

Rev A

D-Note :-  
This family of processor implements a hard and dedicated PHY for eMMC interface.  
The pull required for D0..D7, Clock and other eMMC interface control signals are  
enabled internal to the SOC during reset  
Refer pin connectivity table for guidelines when eMMC is not used


D-Note :-  
OE provision on MMC0\_CLK  
helps improve signal integrity

D-Note :-  
MMC0 interface is  
compliant with the JEDEC  
eMMC electrical standard  
v5.1 (JESD84-B51)


Cad - Note :-  
Place MMC1\_CLK  
pulldown near to  
the SD card

R-Note :-  
What is the reason we selected pulldown instead of pullup for  
SD card or other peripherals?  
Because there are cases where the clock is stopped or paused  
in a low logic state and the pull-down option is consistent  
with this logic state.


## BOOTMODE10/ BTUART RTS SELECT SWITCH




## COM8 LEVEL TRANSLATOR-1




## COM8 LEVEL TRANSLATOR-2



## WL1837 MODULE



## WILINK CONNECTOR



PCB NOTE: PLACE SERIES RESISTOR NEAR WILINK CONNECTOR AND  
WILINK MODULE LIKE A TRIPAD RESISTOR, TO AVOID STUB

Designed for TI by Mistral Solutions Pvt Ltd



### OFF PAGE CONNECTIONS

[25] WLAN_IRQ_LS	WLAN_IRQ_LS
[25] WLAN_EN_SoC_LS	WLAN_EN_SoC_LS
[25] BT_EN_SoC_LS	BT_EN_SoC_LS
[31] BT_HCI_TX_LS	BT_HCI_TX_LS
[31] BT_HCI_RX_LS	BT_HCI_RX_LS
[26] BT_HCI_CTS_LS	BT_HCI_CTS_LS
[25] COM8_LS_EN	COM8_LS_EN
[36] IO_EXP_INTn_SDIO	IO_EXP_INTn_SDIO
[16] MMC1_D0	MMC1_D0
[16] MMC1_D1	MMC1_D1
[16] MMC1_D2	MMC1_D2
[16] MMC1_D3	MMC1_D3
[14,16] MMC1_CMD	MMC1_CMD
[16] MMC1_CMD	MMC1_CMD
[16] MMC1_SDCD	MMC1_SDCD
[16] MMC1_CLK	MMC1_CLK
[26] BMODE10_GPMC_AD10	BMODE10_GPMC_AD10
[20] BOOTMODE10	BOOTMODE10
[25] BTUART_RTS_SEL	BTUART_RTS_SEL

Title WL1837 MODULE

Size PROC100A 002

Date: Tuesday, June 18, 2024


Sheet 14 of 43

Rev A

# OSPI FLASH

R-Note :-  
SOC IO buffers are off during power-up. A pullup  
is recommended near to the attached device, to  
hold the attached device IOs in a known state.  
Use of Pullups are attached device dependent

CAD Note :-  
Place SOC clock output  
pulldown resistor near to  
the clock input pin of the  
attached (memory) device




D-Note :-  
For QSPI Configuration  
DNI the following OE resistors  
1.OSPI\_DQ4 to OSPI\_DQ7 nets  
2.OSPI\_INTn

Cad Note :-  
Place pulldown near to SOC  
Place pulldown closer to the SoC

R-Note :-  
DQS pulldown is enabled  
Place pulldown closer to the SoC

# SOC OSPI INTERFACE



Cad Note :-  
Place R33 close to the ball  
with as little trace as possible


R-Note :-  
External loopback clock series resistors  
are DNI when DQS is connected

# OSPI FLASH RESET

D-Note :-  
The GPIO reset option makes it possible  
for software to reset the attached device  
(eMMC or OSPI or SD card or OLDIO or  
EPHY) without resetting the entire  
processor if there is a case where the  
peripheral becomes unresponsive.

D-Note :-  
You could eliminate the GPIO option and  
only use the reset output ( Warm or cold),  
where software forces a warm reset if the  
peripheral becomes unresponsive. However,  
this will reset the entire device rather  
than trying to recover the specific  
peripheral without resetting the entire  
device.

D-Note :-  
Add a series resistor to the GPIO  
input for isolation or testing  
Refer SK-AM62P-LP schematics



D-Note :-  
Anding logic could be optimized to 2  
input AND gate  
Use RESETSTATz and the SoC IO as inputs

D-Note :-  
In case ANDing logic is not used and the processor  
Main Domain warm reset status output (RESETSTATz)  
is used to reset the attached device, ensure the  
IO voltage level of the attached device matches  
the RESETSTATz IO voltage level. A level  
translator is recommended to match the IO voltage  
level. A resistor divider could be used  
alternatively, provided optimum impedance value of  
the resistor divider is selected. If too high the  
rise/fall time of the eMMC reset input could be  
slow and introduce too much delay. If too low it  
will cause the AM62x to source too much  
steady-state current during normal operation.

D-Note :-  
ANDing logic additionally performs level  
translation  
Verify the Reset IO level compatibility  
before optimizing the reset ANDing logic.  
IO level mismatch could cause supply  
leakage and affect SOC operation

Designed for TI by Mistral Solutions Pvt Ltd



Title OSPI INTERFACE

Size PROC100A 002


Date: Tuesday, June 18, 2024

Sheet 15 of 43


Rev A

SD CARD INTERFACE


SD CARD RESET




LOAD SWITCH



SD CARD CONNECTOR



OFF PAGE CONNECTIONS



Designed for TI by Mistral Solutions Pvt Ltd



Title SDCARD INTERFACE

Size PROC100A 002


Date: Tuesday, June 18, 2024

Sheet 16 of 43


Rev A




## STRAPPING RESISTORS




## CPSW3G RGMII 1 - ETHERNET PHY




## RJ45 CONNECTOR WITH INTEGRATED MAGNETICS




## LED STATUS




## DECAPS



## CPSW3G EPHY - 1 RESET



## OFF PAGE CONNECTIONS



Designed for TI by Mistral Solutions Pvt Ltd



Title CPSW RGMII\_1 ETHERNET PHY


Size PROC100A 002

Date: Tuesday, June 18, 2024


Sheet 17 of 43

Rev A


STRAPPING RESISTORS




CPSW3G RGMII 2 - ETHERNET PHY




RJ45 CONNECTOR




CPSW PHY-2 SPEED AND ACTIVITY LED's DRIVERS



DECAPS



CPSW3G EPHY - 2 RESET



OFF PAGE CONNECTIONS


[25] CPSW_RGMII2_RD0	CPSW_RGMII2_RD0
[25] CPSW_RGMII2_RD1	CPSW_RGMII2_RD1
[25] CPSW_RGMII2_RD2	CPSW_RGMII2_RD2
[25] CPSW_RGMII2_RD3	CPSW_RGMII2_RD3
[25] CPSW_RGMII2_RXC	CPSW_RGMII2_RXC
[25] CPSW_RGMII2_TXC	CPSW_RGMII2_TXC
[25] CPSW_RGMII2_TX_CTL	CPSW_RGMII2_TX_CTL
[25] CPSW_RGMII2_TD0	CPSW_RGMII2_TD0
[25] CPSW_RGMII2_TD1	CPSW_RGMII2_TD1
[25] CPSW_RGMII2_TD2	CPSW_RGMII2_TD2
[25] CPSW_RGMII2_TD3	CPSW_RGMII2_TD3
[25] CPSW_RGMII2_TXC	CPSW_RGMII2_TXC
[25] CPSW_RGMII2_TX_CTL	CPSW_RGMII2_TX_CTL
[15,16,17,20,31] PORz OUT	GPIO_CPSW2_RST
[18,36] GPIO_CPSW2_RST	CPSW_RGMII2_ETH2_CLK
[29] CPSW_RGMII2_ETH2_CLK	CPSW_RGMII2_MDC
[17,25] CPSW_RGMII2_MDC	CPSW_RGMII2_MDIO
[17,25] CPSW_RGMII2_MDIO	CPSW_RGMII2_INTn

Designed for TI by Mistral Solutions Pvt Ltd




Title		CPSW RGMII_2 ETHERNET PHY	
Size	PROC100A 002	Rev	A
C			
Date:	Tuesday, June 18, 2024	Sheet	18 of 43


# I2C BUS BUFFER



# 40-PIN AUTOMATION HEADER




# TEST AUTOMATION BOARD POWER



# TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the OVP Circuit	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on GPIO1_59_INn Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to SoC GPIO to Communicate	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode IO Expander	OUTPUT	External Pullup


# POWER MUX



Note: When IN1 drops below 2.425V, then IN2 is used.  
Over voltage protection: OV1 & OV2 : 5.878V

Design	Specifications
VPR1	2.2V
VCP2	1.65V
VOV1	0.3V
VOV2	0.3V

## OFF PAGE CONNECTIONS




Designed for TI by Mistral Solutions Pvt Ltd



Title TEST AUTOMATION		
Size	PROC100A 002	Rev
C		A
Date:	Tuesday, June 18, 2024	Sheet 19 of 43


## IO EXPANDER

D-Note :-  
Add additional decap  
Verify and terminate  
unused IOs





## BOOT MODE BUFFER

D-Note :-  
Bootmode buffers are optional



DIR = H: A  $\rightarrow$  B  
DIR = L: B  $\rightarrow$  A  
OE = H: output = Hi-Z



## BOOTMODE CONFIGURATION RESISTORS AND BOOTMODE SWITCHES


## BOOT MODES SUPPORTED

1. OSPI
2. MMC1 - SD CARD
3. CPSW Ethernet
4. USB Device
5. Ethernet

## MCU Boot Mode Pins to be Finalized


D-Note :-  
VCC3V3\_XDS\_TA supply is used  
for test automation.  
Connect VCC 3V3 SYS in the  
custom board design when  
buffers are not used

D-Note :-  
Ok to use 1K, 5%



D-Note :-  
it is not recommended to  
leave any of the the bootmode  
pin open including reserved  
pins

SWITCH ON = LOGIC 1  
SWITCH OFF = LOGIC 0




D-Note :-  
Dip switch is optional and used on the SK  
for ease of configuration  
A pullup or pulldown resistor can be used  
to set the BOOTMODE configuration  
Provide provision for Pullup and Pulldown  
resistors for the bootmode pins that have  
configuration capability

D-Note :-  
When dip switches are used on custom board, an external ESD protection may be required if the DIP switches are expected to be configured in an uncontrolled ESD environment

D-Note :-  
When DIP switch are used,  
reduce the resistor values used  
for the divider to 47K and 470R  
maintaining the ratio

## OFF PAGE CONNECTIONS



Designed for TI by Mistral Solutions Pvt Ltd



Title	BOOT MODE BUFFER & SWITCHES
-------	-----------------------------

Size	PROC100A 002
C	

Date: Tuesday, June 18, 2024

Sheet 20 of 43


R
A



# XDS110 POWER

D-Note :-  
Please follow SK-AM62P-LP  
implementations for latest  
updates on XDS110

## USB Connector



# XDS110 DEBUGGER

This will indicate the unique ID of the Debugger

## XDS110 LEVEL TRANSLATOR

### OFF PAGE CONNECTIONS

SOC\_MAIN\_UART1\_RXD [31]  
SOC\_MAIN\_UART1\_TXD [31]

Designed for TI by Mistral Solutions Pvt Ltd



Title XDS110 DEBUGGER


Size PROC100A 002

Date: Tuesday, June 18, 2024

Sheet 21 of 43


Rev A

JTAG SoC SECTION









D-Note :-  
Place pulls on JTAG signals near to the SoC  
Refer Pin connectivity requirements table  
Refer SK-AM62P-LP schematics

INVERTER



BUFFER XDS110



OFF PAGE CONNECTIONS

[23] SEL_XDS110_INV	XDS110_INV
[21] XDS110_TDI	XDS110_TDI
[21] XDS110_TCK	XDS110_TCK
[21] XDS110_TMS	XDS110_TMS
[21] XDS110_TRST#	XDS110_TRST#
[23] SoC_TDO	SoC_TDO
[23] SoC_TDI	SoC_TDI
[23] SoC_TCK	SoC_TCK
[23] SoC_TMS	SoC_TMS
[21] XDS110_EMU0	XDS110_EMU0
[21] XDS110_EMU1	XDS110_EMU1
[23] SEL_XDS	SEL_XDS
[23] SoC_EMU0	SoC_EMU0
[23] SoC_EMU1	SoC_EMU1
[23] SoC_TRST#	SoC_TRST#

Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG BUFFER


Size PROC100A 002

Date: Tuesday, June 18, 2024

Sheet 22 of 43



Rev A

JTAG 20 PIN cTI CONNECTOR





D-Note :-  
TRSTn is the reset to the JTAG logic. For normal operation, this is pulled low, and thus the JTAG remains in reset as it is not being used. When a JTAG pod is connected, the pod will eventually drive this signal high to release the JTAG logic from reset and enable a JTAG connection.

JTAG CLOCK BUFFER



20 PIN JTAG BUFFERS

D-Note :-  
Place pulls on JTAG signals near to the SoC  
Refer SK-AM62P-LP schematics



OFF PAGE CONNECTIONS

[22]	SEL_XDS110_INV	SEL_XDS110_INV
[22]	SoC_TDO	SoC_TDO
[22]	SoC_TDI	SoC_TDI
[22]	SoC_TCK	SoC_TCK
[22]	SoC_TMS	SoC_TMS
[22]	SoC_TRST#	SoC_TRST#
[32]	JTAG_EMU_RSTn	JTAG_EMU_RSTn
[22]	SEL_XDS	SEL_XDS
[22]	SoC_EMU0	SoC_EMU0
[22]	SoC_EMU1	SoC_EMU1

Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG 20 PIN cTI CONNECTOR

Size PROC100A 002



Date: Tuesday, June 18, 2024

Sheet 23 of 43



Rev A

# USB Micro B CONNECTOR

# USB TO DUAL UART BRIDGE



# CP2105 LEVEL TRANSLATOR



## OFF PAGE CONNECTIONS

SOC_MAIN_UART0_RX_3V3	SOC_MAIN_UART0_RX_3V3	[31]
SOC_MAIN_UART0_TX_3V3	SOC_MAIN_UART0_TX_3V3	[31]
SOC_MAIN_UART0_RTS_3V3	SOC_MAIN_UART0_RTS_3V3	[31]
SOC_MAIN_UART0_CTS_3V3	SOC_MAIN_UART0_CTS_3V3	[31]
MCU_UART0_RX_3V3	MCU_UART0_RX_3V3	[31]
MCU_UART0_TX_3V3	MCU_UART0_TX_3V3	[31]
MCU_UART0_RTS_3V3	MCU_UART0_RTS_3V3	[31]
MCU_UART0_CTS_3V3	MCU_UART0_CTS_3V3	[31]

Designed for TI by Mistral Solutions Pvt Ltd



Title		CP2105 UART TO USB BRIDGE	
Size	PROC100A 002	Rev	
C		A	
Date:	Tuesday, June 18, 2024	Sheet	24 of 43



**VCC\_3V3\_SYS**

**R289** **2.2K 1%** **PRG0\_MDI00\_MDIO**

**PRG0 AND PRG1 SECTION**

**U8K**

**PRG0\_MDI00\_MDC** **P3** **PRG0\_MDI00\_MDC**

**PRG0\_MDI00\_MDIO** **P2** **PRG0\_MDI00\_MDIO**

**PRG0\_PRU0GPO0** **Y1** **PRG0\_PRU0GPO0**

**PRG0\_PRU0GPO1** **R4** **PRG0\_PRU0GPO1**

**PRG0\_PRU0GPO2** **U2** **PRG0\_PRU0GPO2**

**PRG0\_PRU0GPO3** **V2** **PRG0\_PRU0GPO3**

**PRG0\_PRU0GPO4** **AA2** **PRG0\_PRU0GPO4**

**PRG0\_PRU0GPO5** **R3** **PRG0\_PRU0GPO5**

**PRG0\_PRU0GPO6** **T3** **PRG0\_PRU0GPO6**

**PRG0\_PRU0GPO7** **T1** **PRG0\_PRU0GPO7**

**PRG0\_PRU0GPO8** **T2** **PRG0\_PRU0GPO8**

**PRG0\_PRU0GPO9** **W6** **PRG0\_PRU0GPO9**

**PRG0\_PRU0GPO10** **AA5** **PRG0\_PRU0GPO10**

**PRG0\_PRU0GPO11** **Y3** **PRG0\_PRU0GPO11**

**PRG0\_PRU0GPO12** **AA3** **PRG0\_PRU0GPO12**

**PRG0\_PRU0GPO13** **R6** **PRG0\_PRU0GPO13**

**PRG0\_PRU0GPO14** **V4** **PRG0\_PRU0GPO14**

**PRG0\_PRU0GPO15** **T5** **PRG0\_PRU0GPO15**

**PRG0\_PRU0GPO16** **U4** **PRG0\_PRU0GPO16**

**PRG0\_PRU0GPO17** **U1** **PRG0\_PRU0GPO17**

**PRG0\_PRU0GPO18** **V1** **PRG0\_PRU0GPO18**

**PRG0\_PRU0GPO19** **W1** **PRG0\_PRU0GPO19**

**PRG0\_PRU1GPO0** **Y2** **PRG0\_PRU1GPO0**

**PRG0\_PRU1GPO1** **W2** **PRG0\_PRU1GPO1**

**PRG0\_PRU1GPO2** **V3** **PRG0\_PRU1GPO2**

**PRG0\_PRU1GPO3** **T4** **PRG0\_PRU1GPO3**

**PRG0\_PRU1GPO4** **W3** **PRG0\_PRU1GPO4**

**PRG0\_PRU1GPO5** **P4** **PRG0\_PRU1GPO5**

**PRG0\_PRU1GPO6** **R5** **PRG0\_PRU1GPO6**

**PRG0\_PRU1GPO7** **W5** **PRG0\_PRU1GPO7**

**PRG0\_PRU1GPO8** **R1** **PRG0\_PRU1GPO8**

**PRG0\_PRU1GPO9** **Y5** **PRG0\_PRU1GPO9**

**PRG0\_PRU1GPO10** **W6** **PRG0\_PRU1GPO10**

**PRG0\_PRU1GPO11** **Y4** **PRG0\_PRU1GPO11**

**PRG0\_PRU1GPO12** **T6** **PRG0\_PRU1GPO12**

**PRG0\_PRU1GPO13** **U6** **PRG0\_PRU1GPO13**

**PRG0\_PRU1GPO14** **U5** **PRG0\_PRU1GPO14**

**PRG0\_PRU1GPO15** **AA4** **PRG0\_PRU1GPO15**

**PRG0\_PRU1GPO16** **V5** **PRG0\_PRU1GPO16**

**PRG0\_PRU1GPO17** **R5** **PRG0\_PRU1GPO17**

**PRG0\_PRU1GPO18** **R2** **PRG0\_PRU1GPO18**

**PRG0\_PRU1GPO19** **R2** **PRG0\_PRU1GPO19**

**PRG1\_MDI00\_MDC** **Y6** **PRG1\_MDI00\_MDC**

**PRG1\_MDI00\_MDIO** **AA6** **PRG1\_MDI00\_MDIO**

**PRG1\_PRU0GPO0** **Y7** **PRG1\_PRU0GPO0**

**PRG1\_PRU0GPO1** **W8** **PRG1\_PRU0GPO1**

**PRG1\_PRU0GPO2** **V8** **PRG1\_PRU0GPO2**

**PRG1\_PRU0GPO3** **Y8** **PRG1\_PRU0GPO3**

**PRG1\_PRU0GPO4** **V13** **PRG1\_PRU0GPO4**

**PRG1\_PRU0GPO5** **AA7** **PRG1\_PRU0GPO5**

**PRG1\_PRU0GPO6** **U13** **PRG1\_PRU0GPO6**

**PRG1\_PRU0GPO7** **W13** **PRG1\_PRU0GPO7**

**PRG1\_PRU0GPO8** **U15** **PRG1\_PRU0GPO8**

**PRG1\_PRU0GPO9** **U14** **PRG1\_PRU0GPO9**

**PRG1\_PRU0GPO10** **AA8** **PRG1\_PRU0GPO10**

**PRG1\_PRU0GPO11** **U9** **PRG1\_PRU0GPO11**

**PRG1\_PRU0GPO12** **W9** **PRG1\_PRU0GPO12**

**PRG1\_PRU0GPO13** **AA9** **PRG1\_PRU0GPO13**

**PRG1\_PRU0GPO14** **Y9** **PRG1\_PRU0GPO14**

**PRG1\_PRU0GPO15** **V9** **PRG1\_PRU0GPO15**

**PRG1\_PRU0GPO16** **U7** **PRG1\_PRU0GPO16**

**PRG1\_PRU0GPO17** **W7** **PRG1\_PRU0GPO17**

**PRG1\_PRU0GPO18** **W7** **PRG1\_PRU0GPO18**

**PRG1\_PRU0GPO19** **W7** **PRG1\_PRU0GPO19**

**PRG1\_PRU1GPO0** **W11** **PRG1\_PRU1GPO0**

**PRG1\_PRU1GPO1** **V11** **PRG1\_PRU1GPO1**

**PRG1\_PRU1GPO2** **AA12** **PRG1\_PRU1GPO2**

**PRG1\_PRU1GPO3** **Y12** **PRG1\_PRU1GPO3**

**PRG1\_PRU1GPO4** **W12** **PRG1\_PRU1GPO4**

**PRG1\_PRU1GPO5** **AA13** **PRG1\_PRU1GPO5**

**PRG1\_PRU1GPO6** **U11** **PRG1\_PRU1GPO6**

**PRG1\_PRU1GPO7** **V15** **PRG1\_PRU1GPO7**

**PRG1\_PRU1GPO8** **U12** **PRG1\_PRU1GPO8**

**PRG1\_PRU1GPO9** **V14** **PRG1\_PRU1GPO9**

**PRG1\_PRU1GPO10** **W14** **PRG1\_PRU1GPO10**

**PRG1\_PRU1GPO11** **AA10** **PRG1\_PRU1GPO11**

**PRG1\_PRU1GPO12** **V10** **PRG1\_PRU1GPO12**

**PRG1\_PRU1GPO13** **U10** **PRG1\_PRU1GPO13**

**PRG1\_PRU1GPO14** **AA11** **PRG1\_PRU1GPO14**

**PRG1\_PRU1GPO15** **Y11** **PRG1\_PRU1GPO15**

**PRG1\_PRU1GPO16** **Y10** **PRG1\_PRU1GPO16**

**PRG1\_PRU1GPO17** **AA14** **PRG1\_PRU1GPO17**

**PRG1\_PRU1GPO18** **Y13** **PRG1\_PRU1GPO18**

**PRG1\_PRU1GPO19** **V12** **PRG1\_PRU1GPO19**

**TP16** **PRG1\_MDI00\_MDC** **Y6**

[illegible]

	[27,31]	MCU_RESESTATz	>>	MCU_RESESTATz	
	[17]	CPSW_RGMII1_RD0	>>	CPSW_RGMII1_RD0	
	[17]	CPSW_RGMII1_RD1	>>	CPSW_RGMII1_RD1	
	[17]	CPSW_RGMII1_RD2	>>	CPSW_RGMII1_RD2	
	[17]	CPSW_RGMII1_RD3	>>	CPSW_RGMII1_RXC	
	[17]	CPSW_RGMII1_RXC	>>	CPSW_RGMII1_RX_CTL	
	[17]	CPSW_RGMII1_RX_CTL	>>	CPSW_RGMII1_RD0	
	[18]	CPSW_RGMII2_RD0	>>	CPSW_RGMII2_RD1	
	[18]	CPSW_RGMII2_RD1	>>	CPSW_RGMII2_RD2	
	[18]	CPSW_RGMII2_RD2	>>	CPSW_RGMII2_RD3	
	[18]	CPSW_RGMII2_RD3	>>	CPSW_RGMII2_RXC	
	[18]	CPSW_RGMII2_RXC	>>	CPSW_RGMII2_RX_CTL	
	[18]	CPSW_RGMII2_RX_CTL	>>	CPSW_RGMII2_TD0	
	[18]	CPSW_RGMII2_TD0	>>	CPSW_RGMII2_TD1	
	[18]	CPSW_RGMII2_TD1	>>	CPSW_RGMII2_TD2	
	[18]	CPSW_RGMII2_TD2	>>	CPSW_RGMII2_TD3	
	[18]	CPSW_RGMII2_TD3	>>	CPSW_RGMII2_1XC	
	[18]	CPSW_RGMII2_1XC	>>	CPSW_RGMII2_1X_CTL	
	[18]	CPSW_RGMII2_1X_CTL	>>	CPSW_RGMII1_TD0	
	[17]	CPSW_RGMII1_TD0	>>	CPSW_RGMII1_TD1	
	[17]	CPSW_RGMII1_TD1	>>	CPSW_RGMII1_TD2	
	[17]	CPSW_RGMII1_TD2	>>	CPSW_RGMII1_TD3	
	[17]	CPSW_RGMII1_TD3	>>	CPSW_RGMII1_1X_CTL	
	[17]	CPSW_RGMII1_1X_CTL	>>	CPSW_RGMII1_1XC	
	[17]	CPSW_RGMII1_1XC	>>	PRU_DETECT1	
	[36]	PRU_DETECT	>>	CPSW_RGMII1nPRU_Intn	
	[17,31,39]	CPSW_RGMII1nPRU_Intn	>>	RESETSTATz	
[15,16,17,18,20,31,36,39]		RGEMISTATz	>>	WLAN_IRQ_LS	
	[14]	WLAN_IRQ_LS	>>	WLAN_EN_Soc_LS	
	[14]	BT_EN_Soc_LS	>>	BT_EN_SOC_LS	
	[14]	COM8_LS_EN	>>	COM8_LS_EN	
	[17,18]	CPSW_RGMII2_MDC	>>	CPSW_RGMII2_MDIO	
[17,18]		CPSW_RGMII2_MDIO	>>	BTUART_RTS_SEL	
	[14]	BTUART_RTS_SEL	>>	TEST_LED1	
	[3]	TEST_LED1	>>	TEST_GPIOZ_LS	
[21]		TEST_GPIOZ_LS	>>	VSEL_SD_SWITCH	
[39]		VSEL_SD_SWITCH	>>	PMIC_STBY	
[39]		PMIC_STBY	>>		

D-Note :-  
The Supplies are  
off by default

VCC3V3\_SYS

VCC3V3\_PRU

U19

VIN A2

VOUT A1

ON B2

GND B1

TPS22902YFPR

C83

1uF

10V

PRU\_3V3\_En

R137

100K

C81

0.1uF

16V

DGND

DGND

DGND



Size	PROC100A 002
C	

Date:	Tuesday, June 18, 2024	Sheet	25	of	43
-------	------------------------	-------	----	----	----


## GPMC

D-Note :-  
Add a series resistor 0R  
when used as GPMC\_CLK

[20] BOOTMODE0  
[20] BOOTMODE1  
[20] BOOTMODE2  
[20] BOOTMODE3  
[20] BOOTMODE4  
[20] BOOTMODE5  
[20] BOOTMODE6  
[20] BOOTMODE7


D-Note :-  
SOC IO buffers used for GPMC interface  
signals are disabled during reset. The  
required pulls for the interfaced signals  
are provided on the GPMC interface card

D-Note :-  
Shorting of bootmode inputs (IOs) is not  
recommended or allowed since the IOs have  
alternate functions that could be  
configured after boot  
Connect each of the bootmode pins through  
separate resistor  
Choose the bootmode resistor value based  
on the use case (10K or similar)




## USER EXPANSION CONNECTOR

Note: HAT boards should take care  
of the null modem connectivity for the  
UART signals (cross-over of Rx and Tx)




D-Note :-  
Processor IOs connected to User  
expansion connector are not fail-safe.  
No external input shall be driven when  
Starter Kit is not powered-up.



Note: This connector is compatible to GPIO Expansion  
Header (J8) found on the Raspberry Pi Boards

Note: Raspberry Pi is the trademark / wordmark  
of Raspberry Pi Foundation

## LOAD SWITCH FOR USER EXPANSION CONNECTOR



## D-Note :-


AM64x Starter Kit shall not be powered through the 5V0 or 3V3 pins on the 40-pin User  
Expansion Connector.

User Expansion Connector I/O are not fail-safe and shall not be driven when AM64x Starter Kit is  
not powered.

5V supply of User Expansion Connector is limited to sourcing 155mA max.

3V3 supply of User Expansion Connector is limited to sourcing 500mA max.

### OFF PAGE CONNECTIONS



Designed for TI by Mistral Solutions Pvt Ltd




Title USER EXPANSION CONNECTOR

Size	PROC100A 002	Rev
C		A
Date:	Tuesday, June 18, 2024	Sheet 26 of 43

# SOC MCU CONNECTOR


Only 100mA supported on this pin



D-Note :-  
Add a bulk cap to minimize resonance

D-Note :-  
Processor IOs connected to SOC MCU connector are not fail-safe.  
No external input shall be driven when Starter Kit is not powered-up.

# LEVEL TRANSLATOR



## OFF PAGE CONNECTIONS

[32]	CONN_MCU_RESETz	CONN_MCU_RESETz
[32]	CONN_MCU_PORz	CONN_MCU_PORz
[31]	MCU_SPI0_CS1	MCU_SPI0_CS1
[31]	MCU_GPIO0_8	MCU_GPIO0_8
[31,33]	TEST_LED2	TEST_LED2
[31]	MCU_GPIO0_7	MCU_GPIO0_7
[31]	MCU_UART1_RX_3V3	MCU_UART1_RX_3V3
[31]	MCU_UART1_TX_3V3	MCU_UART1_TX_3V3
[31]	MCU_I2C0_SDA	MCU_I2C0_SDA
[31]	MCU_I2C0_SCL	MCU_I2C0_SCL
[25,31]	MCU_RESETSTATz	MCU_RESETSTATz
[31]	MCU_SPI0_D1	MCU_SPI0_D1
[31]	MCU_SPI0_D0	MCU_SPI0_D0
[31]	MCU_SPI0_CS0	MCU_SPI0_CS0
[31]	MCU_GPIO0_6	MCU_GPIO0_6
[31,32]	MCU_UART1_CTS_3V3	MCU_UART1_CTS_3V3
[31]	MCU_GPIO0_9	MCU_GPIO0_9
[31]	MCU_I2C1_SDA	MCU_I2C1_SDA
[31]	MCU_I2C1_SCL	MCU_I2C1_SCL
[31]	MCU_I2C0_SDA	MCU_I2C0_SDA
[31]	MCU_I2C0_SCL	MCU_I2C0_SCL
[31]	MCU_SAFETY_ERRORz_1V8	MCU_SAFETY_ERRORz_1V8

Designed for TI by Mistral Solutions Pvt Ltd



Title MCU CONNECTOR

Size PROC100A 002

Date: Tuesday, June 18, 2024


Sheet 27 of 43

Rev A



D-Note :-  
SERDES0 inputs are not fail-safe.  
If clock or data inputs are available  
before the SOC supply ramps, VDDR CORE  
rail could be affected causing booting  
issues based on the power architecture  
implementation.

D-Note :-  
Errata i2326 PCIe refclk Applicable?  
i2326 does not apply when PCIe refclk is  
from an external source. It only applies  
if AM64x is generating the refclk.


## USB 3.0 INTERFACE





## 5V Power switch for USB 3.0 Device




## Type-A Connector



## ESD DIODES



## CHOKE



Designed for TI by Mistral Solutions Pvt Ltd



Title USB 3.0 INTERFACE


Size PROC100A 002

Date: Tuesday, June 18, 2024

Sheet 28 of 43

Rev A

SOC AND ETHERNET PHY CLOCK BUFFER



OFF PAGE CONNECTIONS



Designed for TI by Mistral Solutions Pvt Ltd



Title ETHERNET PHY CLOCK BUFFER

Size C  
PROC100A 002

Rev A

Date: Tuesday, June 18, 2024

Sheet 29 of 43




# INDUSTRIAL COMMUNICATION LED's

D-Note :-  
ADC inputs are not fail-safe. No  
input voltage should be apply  
before the SOC supply ramps.  
Use a FET switch to control the  
input voltage in case they are  
available before the SOC supply  
ramps

D-Note :-  
Short through 0R.  
Add a TP near to  
the ADC for future  
expansion

D-Note :-  
ADC0 AIN when not used for ADC function  
can be used ad General Purpose Input  
The assignment of each ADC0 pin to the  
GPIO1 module is defined in the ADC0  
Signal Description table found in the  
data sheet.



## OFF PAGE CONNECTIONS




Designed for TI by Mistral Solutions Pvt Ltd



Title		INDUSTRIAL COMMUNICATION LED's	
Size	PROC100A 002		Rev
C			A
Date:	Tuesday, June 18, 2024	Sheet	30 of 43



# MCU\_GENERAL

D-Note :-  
RC for Open drain output type I2C interface for slew  
rate control when pulled to 3.3V. Refer SOC Data  
sheet



D-Note :-  
Add a series resistor 22R to the SPI1  
clock output near to the SoC

D-Note :-  
SOC IO buffers are off during reset. A pull is recommended near to the attached device that is being driven by the SOC IO




D-Note :-  
pull-down resistors on POR<sub>Z</sub> OUT and  
RESETSTAT<sub>Z</sub> are provided to keep the signal  
low until the processor is released from  
reset during the power-up sequence

LPF Designed for 25MHz Cutoff  
Have to change resistor and capacitor values accordingly

# CRYSTAL FOR SOC MCU\_OSC0

Only Footprint option to mount the Oscillator is provided.  
By default the part is not mounted on the board.


D-Note :-  
No HFOSC0 registers are required to be changed. These registers should remain in their default state.  
Select the appropriate crystal circuit components that are compliant to the values defined in the MCU\_OSC0 Crystal Circuit Requirements table.  
Read the Load Capacitance and Shunt Capacitance sections to select the appropriate crystal circuit components.



D-Note :-  
Connect the 25 MHz crystal directly to the SOC Xi and Xo pins (No Series or parallel resistors are recommended).  
The internal oscillator implements AGC (Automatic Gain Control) for amplitude control . Match the SOC and the EPHY crystal specs

D-Note :-  
MCU OSC0 has been validated only with a 25 Mhz clock source, so that is the only frequency supported. The datasheet shows MCU OSC0 not starting until after the core voltage because there are some cases where the oscillator may not start until VDD\_CORE is valid. In most cases it will start as early as VDD5\_OSC0, but this may not always be the case. This diagram in the datasheet is showing the maximum start-up time, which must include the case where the delay is based on VDD\_CORE being valid.

## SoC MAIN DOMAIN






D-Note :-  
Ext Refclk1 used as Clkout0  
A clock signal should always be connected point to point without any branches. When connecting Clkout0 to more than one (multiple) clock inputs, use a buffer with one input and multiple outputs.

D-Note :-  
Reserved Pins. Leave unconnected

D-Note :-  
Reserved pins  
leave them unconnected

## OFF PAGE CONNECTIONS



Designed for TI by Mistral Solutions Pvt Ltd



Title	SoC MAIN AND MCU DOMAIN
-------	-------------------------

Size	PROC100A 002
C	


Date: Tuesday, June 18, 2024

Sheet 31 of 43


Rev
A

**POR**

D-Note :-  
Not connecting a valid MCU PORz could cause unpredictable and probably random behavior, since the device is not getting a valid reset, internal circuits would be in random states. Slow rising reset signal could cause glitches internal to the SOC reset circuit. Use a discrete buffer and have the fast rising output of the buffer drive the MCU PORz is recommended




D-Note :-  
MCU\_PORZ input have a maximum rise/fall time requirements when PMIC\_POWERGOOD is connected to the MCU\_PORZ  
Adjust the pullup to minimize the rise time (100..200 ns) when using open drain output  
MCU\_PORZ is fail-safe and 3.3v tolerant. Therefore, you can pull the  
MCU\_PORZ signal to 1.8V or 3.3V.




R-Note :-  
Pulldown is  
enabled

D-Note :-  
It is recommended to connect the output from logic gate or discrete buffer (with fast rise time) as MCU POR<sub>Z</sub> input rather than slow rising open drain output (could glitch internally).


## DEBOUNCE CIRCUIT



D-Note :-  
Populate the  
pullups



## USER SWITCH BUTTON



Cad Note :-  
Place ESD diode  
near to the SOC IO

## OFF PAGE CONNECTIONS

[31]	SoC_WARM_RESETZ	SoC_WARM_RESETZ
[31]	MCU_RESETZ	MCU_RESETZ
[23]	JTAG_EMU_RSTn	JTAG_EMU_RSTn
[27]	CONN_MCU_RESETZ	CONN_MCU_RESETZ
	MCU_PORZ	MCU_PORZ
[27:31]	MCU_GPIO0_6	MCU_GPIO0_6
[31]	GPIO1_59_INTn	GPIO1_59_INTn
[27]	CONN_MCU_PORZ	CONN_MCU_PORZ


Designed for TI by Mistral Solutions Pvt Ltd



Title	RESET CIRCUIT
-------	---------------

Size	PROC100A 002	Rev
C		A
Date:	Tuesday, June 18, 2024	Sheet 32 of 43

# USER TEST LEDs



## OFF PAGE CONNECTIONS




Designed for TI by Mistral Solutions Pvt Ltd




Title		USER TEST LED's	
Size	PROC100A 002		Rev
B			A
Date:	Tuesday, June 18, 2024	Sheet	33 of 43

# DIGITAL TEMPERATURE SENSOR



Cad Note :- PLACE TEMP SENSOR CLOSE TO SoC



Cad Note :- PLACE TEMP SENSOR CLOSE TO LPDDR4



## OFF PAGE CONNECTIONS




Designed for TI by Mistral Solutions Pvt Ltd



Title		TEMPERATURE SENSORS	
Size	PROC100A 002		Rev
B			A
Date:	Tuesday, June 18, 2024	Sheet	34 of 43



# BOARD ID EEPROM



## OFF PAGE CONNECTIONS




Designed for TI by Mistral Solutions Pvt Ltd



Title		BOARD ID EEPROM	
Size	B	PROC100A 002	Rev
			A
Date:	Tuesday, June 18, 2024	Sheet	35 of 43

IO EXPANDER



I2C ADDRESS: 0x70

OFF PAGE CONNECTIONS


RPI_PS_3V3_En	RPI_PS_3V3_En	[26]
RPI_PS_5V0_En	RPI_PS_5V0_En	[26]
GPIO_CPSW2_RST	GPIO_CPSW2_RST	[18]
GPIO_CPSW1_RST	GPIO_CPSW1_RST	[17]
MMC1_SD_EN	MMC1_SD_EN	[16]
VPP_LDO_EN	VPP_LDO_EN	[40]
RESETSTATz	RESETSTATz	[15,16,17,18,20,25,31,39]
IO_EXP_INTn_SDIO	IO_EXP_INTn_SDIO	[14]
SoC_I2C1_SCL	SoC_I2C1_SCL	[19,30,31,34]
SoC_I2C1_SDA	SoC_I2C1_SDA	[19,30,31,34]
RPI_HAT_DETECT	RPI_HAT_DETECT	[26]
PRU_DETECT	PRU_DETECT	[25]

Designed for TI by Mistral Solutions Pvt Ltd



Title    IO EXPANDER		
Size	PROC100A 002	Rev
B		A
Date:	Tuesday, June 18, 2024	Sheet    36    of    43

# OSCILLATOR




Designed for TI by Mistral Solutions Pvt Ltd




Title			OSCILLATOR		
Size	PROC100A 002				Rev
					A
Date:	Tuesday, June 18, 2024		Sheet	37 of 43	


## USB TYPE-C CONNECTOR




## USB TYPE C CONFIGURATION CHANNEL LOGIC AND PORT CONTROLLER




## Enable Logic for 3V3 Regulator



### 3.3V, 6.0AMPS SUPPLY



## POWER INDICATION LED



Designed for TI by Mistral Solutions Pvt Ltd



Title	USB MAIN 5V POWER SUPPLY
-------	--------------------------

Size	PROC100A 002
C	

Date:	Tuesday, June 18, 2024	Sheet	38	of	43
-------	------------------------	-------	----	----	----


# TPS6522053 PMIC

D-Note :-  
Refer AM64x EVM schematics for  
implementing current monitoring


D-Note :-  
Refer PMIC data sheet for  
the bulk capacitor value

D-Note :-  
Add a 0R series resistor at the  
output of the DC/DC for isolation  
or current measurement

D-Note :-  
Show the bulk caps connection for each of the DC/DC  
inputs separately. Add a 0.1 uF across the bulk caps  
PVIN\_B1\_1, PVIN\_B1\_2 can share the same bulk cap




## ON/OFF LOGIC




D-Note :-  
Ensure the switch is placed in the  
ON position before  
connecting the USB cables to  
power the starter kit

## 3V3 LOAD SWITCH



D-Note:-  
Add a cap (>220 pF) to  
the CT pin for SoC IO  
supply slew rate control.  
SoC IO supplies have slew  
rate requirements  
specified

## POWER INDICATION LED



Designed for TI by Mistral Solutions Pvt Ltd



Title TPS6522053RHBR PMIC

Size PROC100A 002

Date: Tuesday, June 18, 2024


Sheet 39 of 43

Rev A




ETHERNET PHY CORE VOLTAGE

1.0V, 500 mA SUPPLY



eFUSE PROGRAMMING SUPPLY ( 500 mA) TO SoC

D-Note :-  
It is very important to select an LDO with very fast transient response and connect its output to the VPP pin with a low loop inductance path to ensure it is able to source the high transient load, where the VPP pin never drops below the minimum operating voltage.



1.8V VPP, 0.5 A SUPPLY

STRAP CONFIGURATION OF ETHERNET PHYS




Figure 25. Strap Circuit

MODE	TARGET VOLTAGE			IDEAL Rhi (kΩ)	IDEAL Rlo (kΩ)
	Vmin (V)	Vtyp (V)	Vmax (V)		
1	0	0	0.098 × VDDIO	OPEN	OPEN
2	0.140 × VDDIO	0.165 × VDDIO	0.191 × VDDIO	10	2.49
3	0.225 × VDDIO	0.255 × VDDIO	0.284 × VDDIO	5.76	2.49
4	0.694 × VDDIO	0.783 × VDDIO	0.888 × VDDIO	2.49	OPEN

Level Strap Resistor Ratios

PIN NAME	64 HTQFP PIN #	48 QFN PIN #	DEFAULT	STRAP FUNCTION		
				MODE	PHY_ADD1	PHY_ADD0
RX_D0	44	33	[00]	1	0	0
				2	0	1
				3	1	0
				4	1	1
				MODE	PHY_ADD3	PHY_ADD2
RX_D2	46	35	[00]	1	0	0
				2	0	1
				3	1	0
				4	1	1
				MODE	ANEG_SEL1	PHY_ADD4
RX_D4	48		[00]	1	0	0
				2	0	1
				3	1	0
				4	1	1
				MODE	Force MDI/X	Half-Duplex Enable (FD/HD)
RX_D5	49		[00]	1	0	0
				2	0	1
				3	1	0
				4	1	1
				MODE	RGMII Disable	AMDIX Disable
RX_D6	50		[00]	1	0	0
				2	0	1
				3	1	0
				4	1	1
				MODE	Speed Optimization Enable	Clock Out Disable
RX_D7	51		[00]	1	0	0
				2	0	1
				3	1	0
				4	1	1
				MODE		Autoneg Disable
RX_DV/RX_CTRL (1)	53	38	[0]	1		N/A
				2		N/A
				3		0
				4		1
				MODE		Fast Link Drop (FLD)
CRS(2)	56		[0]	1		0
				2		1
				3		N/A
				MODE		

Level Strap Pins

PIN NAME	64 HTQFP PIN #	48 QFN PIN #	DEFAULT	STRAP FUNCTION		
				MODE	RGMII Clock Skew TX[1]	RGMII Clock Skew TX[0]
LED_2(3)		45	[00]	1	0	0
				2	0	1
				3	1	0
				4	1	1
				MODE	ANEG_SEL	RGMII Clock Skew TX[2]
LED_1 (RGZ)		46	[00]	1	0	0
				2	0	1
				3	1	0
				4	1	1
				MODE	ANEG_SEL0	
LED_1 (PAP)	62		[0]	1	0	
				2	0	
				3	1	
				4	1	
				MODE	Mirror Enable	
LED_0(4)	63	47	[0]	1	0	
				2	N/A	
				3	1	
				4	N/A	
				MODE	RGMII Clock Skew RX[0]	
GPIO_0 (3)		39	[00]	1	0	
				2	Not Applicable	
				3	1	
				4	Not Applicable	
				MODE	RGMII Clock Skew RX[2]	RGMII Clock Skew RX[1]
GPIO_1		40	[00]	1	0	0
				2	0	1
				3	1	0
				4	1	1
				MODE		



Level Strap Pins

MODE	ANEG_SEL	REMARKS
10/100/1000	0	advertise ability of 10/100/1000
100/1000	1	advertise ability of 100/1000 only

MODE	RGMII CLOCK SKEW TX[2]	RGMII CLOCK SKEW TX[1]	RGMII CLOCK SKEW TX[0]	RGMII TX CLOCK SKEW
1	0	0	0	2.0 ns
2	0	0	1	1.5 ns
3	0	1	0	1.0 ns
4	0	1	1	0.5 ns
5	1	0	0	0 ns
6	1	0	1	3.5 ns
7	1	1	0	3.0 ns
8	1	1	1	2.5 ns

MODE	RGMII CLOCK SKEW RX[2]	RGMII CLOCK SKEW RX[1]	RGMII CLOCK SKEW RX[0]	RGMII RX CLOCK SKEW
1	0	0	0	2.0 ns
2	0	0	1	1.5 ns
3	0	1	0	1.0 ns
4	0	1	1	0.5 ns
5	1	0	0	0 ns
6	1	0	1	3.5 ns
7	1	1	0	3.0 ns
8	1	1	1	2.5 ns

RGMII Clock Skew Details

Designed for TI by Mistral Solutions Pvt Ltd		TitleSTRAP CONFIGURATION OF ETHERNET PHYs	
 TEXAS INSTRUMENTS	 MISTRAL	Size	Rev
		D	A
Date: Tuesday, June 18, 2024		Sheet	41 of 43

MOUNTING HARDWARE


ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.


BARE PCB




JUMPERS



LOGOs




FIDUCIALS




LABELS

Board Serial No.



Assembly Revision



Designed for TI by Mistral Solutions Pvt Ltd



Title    HARDWARE SCHEMATICS

Size	Rev	
C	PROC100A 002	A
Date:	Tuesday, June 18, 2024	Sheet    42    of    43