

DAC39RF10 IBIS & IBIS-AMI Models

User's Guide

Version 00.01.1

March 2023

Copyright © 2023, Texas Instruments Incorporated. All rights reserved.

The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques, or apparatus described herein are the exclusive property of Texas Instruments. No disclosure of information or drawings shall be made to any other person or organization without the prior consent of Texas Instruments.

Disclaimer

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI is a trademark of Texas Instruments Incorporated.

© 2023, Texas Instruments Incorporated. All rights reserved.

Table of Contents

1	Introduction	4
1.1	Formatting Conventions.....	4
1.2	Charter of the SerDes IBIS-AMI models	4
1.3	Is / Is Not Table	4
2	About This Release	5
2.1	IBIS Model Files	5
2.2	IBIS-AMI Model Files (ADS workspace).....	5
2.3	IBIS file dac39rf10aav.ibs	7
2.3.1	Device conditions for IBIS corners	7
2.3.2	Component configurations	7
3	IBIS-AMI Model Simulation	8
3.1	IBIS-AMI Model Features	8
3.2	Keysight ADS IBIS-AMI	10
3.2.1	IBIS-AMI basic set-up example	10
3.2.2	IBIS-AMI basic set-up example including channel	12
3.2.3	IBIS-AMI example case with interlane coupling	14
3.3	HyperLynx IBIS-AMI Example	16
3.3.1	IBIS-AMI basic set-up example	16
3.3.2	IBIS-AMI basic set-up example including channel	18
3.3.3	IBIS-AMI example case with interlane coupling	19

1 Introduction

This document describes the organization, structure, and proper usage of the TI DAC39RF10 IBIS-AMI/IBIS models (compiled and approved for external customer release), hereafter referred to as the “model” for short. The model is intended for use by the DAC39RF10 design team and by DAC39RF10 customers for system-level modeling and verification. This document assumes that you are familiar with the relevant IBIS-AMI modeling specifications. In these models the AAV package type is supported.

1.1 Formatting Conventions

The help readability, various formatting conventions are used throughout this document:

- Hyperlinks to material within and outside this document are marked in [blue](#).
- Courier font is used for `file names`, `code`, `variables`, `structures`, `parameters`, and `terminal commands`.

1.2 Charter of the SerDes IBIS-AMI models

The models are designed in accordance with the [IBIS-AMI standard](#) and attempt to model the significant characteristics of most components in the DAC39RF10. The models are not intended to be an exact representation of DAC39RF10 components implemented. Rather, the models seek to provide as high a degree of accuracy as is feasible outside of Spice-based models and simulations.

1.3 Is / Is Not Table

The following table describes the features and purposes of the models, as well as the limitations of the models.

Table 1: Model Is / Is Not Table

Is	Is Not
Compiled for 64-bit AMI EDA tool that run in Linux & Windows platform. The reference simulator is Keysight – ADS.	
Compliant to IBIS-AMI 6.0	Compliant to a more recent BIRD revisions, if they exist
Model of DAC39RF10 I/O functionality, non-idealities and I/O performance	Exact representation of implemented components

2 About This Release

2.1 IBIS Model Files

Table 2: IBIS Model Files

File Name	Type	Description
dac39rf10aav.ibs	IBIS	Marketing part# DAC39RF10AAV Package-type FCBGA #pins/pkg drawing 256-pin FCBGA

2.2 IBIS-AMI Model Files (ADS workspace)

Table 3: IBIS-AMI files, ../data/

File Name	Type	Description
DAC39RF10.ibs	IBIS	Top-level IBIS wrapper for AMI model.
DAC39RF10_Rx.ami	AMI	Parameter file for RX model as required by the IBIS-AMI standard
DAC39RF10_Rx_x64.dll DAC39RF10_Rx_x64.so	DLL, SO	Windows/Linux 64-bit compiled shared library for the RX model

Table 4: IBIS-AMI files, ../data/

File Name	Type	Description
../data/ DAC39RF10_rxterm_nom.s4p DAC39RF10_rxterm_weak.s4p DAC39RF10_rxterm_strong.s4p	S4P	RX termination for 3 corner cases
xSRX.s4p	S4P	Package S4P single lanes (1SRX.s4p to 15SRX.s4p) Please note, the xSRX input lanes are AC coupled with a 22nF package capacitor.

Table 5: additional data files, ../data/

File Name	Type	Description
../data/ xSRX.s64p	S64P	Package 64port covering interlane coupling for all 16 input lanes. Please note, the xSRX input lanes are AC coupled with a 22nF package capacitor.
../data/ fr4_100mm.s4p fr4_150mm.s4p fr4_200mm.s4p	S4P	100/150/200mm FR4 line for test and example purposes

The TI IBIS-AMI models contain information on products that is based on high-level specifications. These may not accurately represent the product design in all cases. Please verify the accuracy of the models with TI before using the results.

2.3 IBIS file dac39rf10aav.ibs

2.3.1 Device conditions for IBIS corners

Table 7: IBIS corner conditions

Case	Silicon model	VDD18 supply	VDD10 supply	Temperature ambient
typ	nom	1.8V	1.0V	25degC
min	weak	1.71V	0.95V	125degC
max	strong	1.89V	1.05V	-55degC

2.3.2 Component configurations

Two different device component definitions are possible which affect the termination of following differential input pin:

M16, N16 SYSREF+-

1. DAC39RF10AAV_PECL
In this case the SYSREF inputs are terminated with 50Ohm to ground.
2. DAC39RF10AAV_LVDS
In this case a termination of typical 100Ohm between the differential SYSREF pins is defined.

3 IBIS-AMI Model Simulation

3.1 IBIS-AMI Model Features

There are a couple of parameters in the AMI section which control the model behavior.

anlg_eql_gaincode

- 1 is Adaptive Equalization
- 0 is MAX Equalization for user specified setting
- 16 is No Equalization for user specified setting
- Default setting is -1

This parameter refers to EQLEVEL section in the LANE_EQ register. Please note, the register setting defines the equalization strength in opposite order compared to the IBIS-AMI model.

anlg_eql_zerocode

- 0 is max zero frequency 365MHz
- 7 is min zero frequency 50MHz
- Default setting is 0

The DAC39RF10 is automatically determining the equalizer zero depending on the RATE field based on the table below. Please set anlg_eql_zerocode based on the desired RATE setting.

RATE	anlg_eql_zerocode	zero frequency
0x0	0	365 MHz
0x1	0	365 MHz
0x2	3	140 MHz
0x3	5	75 MHz

anlg_eql_gainboost

- 0 is gain boost turned off, EQBOOST = 0
- 1 is gain boost turned on, EQBOOST = 2
- Default setting is 0

These settings map to values EQBOOST = 0, 2 in LANE_EQ register. Please refer to device datasheet for more information.

corner

- typ, fast, slow corner definition
- 0 = typ, 1 = fast, 2 = slow
- Default setting is typ

The TI IBIS-AMI models contain information on products that is based on high-level specifications. These may not accurately represent the product design in all cases. Please verify the accuracy of the models with TI before using the results.

Rx AMI:1

Rx_AMI Instance Name
Rx_AMI1

IBIS File DAC39RF10.ibs Select IBIS File... View...

Component DAC39RF10_Rx

☒ Set all data Type Channel Index -1

☒ Use package Less

Package Pin Model I-V Data Driver Schedule SubModel Alias AMI Display

AMI file /home/a197185/TI_DAC39RF10/ADS/data/DAC39RF10_Rx.ami View

AMI Parameters

Parameter list

- Init_Returns_Impulse
- GetWave_Exists
- Use_Init_Output
- Max_Init_Aggressors
- Ignore_Bits
- Model_Specific
 - CDR_Threshold
 - anlg_eq_gaincode
 - anlg_eq_zerocode
 - anlg_eq_gainboost
 - corner

Parameter information

☐ Save Out/InOut parameters

☒ Use 'Set all data' setting

Additional jitter

Rx_Dj
Rx_Rj
Rx_Sj

Number of time points per UI
☒ Same as channelsim controller Number of time points per UI

Asynchronous clock
Clock offset (ppm)

OK Apply Cancel Help

Figure 1. AMI settings

3.2 Keysight ADS IBIS-AMI

3.2.1 IBIS-AMI basic set-up example

- Open basic set-up from ADS workspace: cell_1_4p – schematic
- BitRate = 12.8Gbps
- Select 1 out of 3 RX termination cases (here fast case, DAC39RF10_rxterm_fast.s4p, corner = fast)
- anlg_eql_gaincode = 15 (manual setting)
- anlg_eql_gainboost = 1
- corner = fast = 1
- all other options default




Figure 2. Basic set-up example

The TI IBIS-AMI models contain information on products that is based on high-level specifications. These may not accurately represent the product design in all cases. Please verify the accuracy of the models with TI before using the results.




Figure 3. Eyeprobe input & output in ADS

The TI IBIS-AMI models contain information on products that is based on high-level specifications. These may not accurately represent the product design in all cases. Please verify the accuracy of the models with TI before using the results.

3.2.2 IBIS-AMI basic set-up example including channel

- Open basic set-up from ADS workspace: cell_1_line_4p – schematic
- Select 1 out of 3 RX termination cases (here typ case, DAC39RF10_rxterm_typ.s4p, corner = typ)
- Select input lane S4P data (here lane 15SRX, 15SRX.s4p)
- Add channel model (here 300mm FR4)
- all AMI settings default
- nom. case, 12.8Gbps




Figure 4. Basic IBIS-AMI schematic set-up in ADS

The TI IBIS-AMI models contain information on products that is based on high-level specifications. These may not accurately represent the product design in all cases. Please verify the accuracy of the models with TI before using the results.




Figure 5. Eyeprobe input & output in ADS

The TI IBIS-AMI models contain information on products that is based on high-level specifications. These may not accurately represent the product design in all cases. Please verify the accuracy of the models with TI before using the results.

The following application example in ADS can be found under cell_2_line_s64p – schematic. A 300mm FR4 line is used as a channel here. In this example the xIRX.s64p package model is used. This model enables the simulation of interlane coupling.

- IBIS-AMI 12.8Gbps
- Lane 15SRX
- 300mm FR4 channel attached
- all AMI settings default




Figure 6. ADS channel example with 300mm FR4 line

Page 14 of 21





Figure 7. ADS simulation output

The TI IBIS-AMI models contain information on products that is based on high-level specifications. These may not accurately represent the product design in all cases. Please verify the accuracy of the models with TI before using the results.

3.3 HyperLynx IBIS-AMI Example

3.3.1 IBIS-AMI basic set-up example

- Open **DAC39RF10_ibis_ami_hyperlynx_basic_setup.ffe**
- Verify **Enable Lossy Simulation** is checked



- Select **Simulate SERDES/Run IBIS-AMI Channel Analysis ...**
- Select **New Settings**, click **Next**
- Select **Time domain**, click **Next**
- In Setup for Channel Characterization
 - **Transmitter probe: U1.1p/U1.1n (at die)**
 - **Receiver probe: U2.2p/U2.2n (at die)**
 - Click **Next**
- Assign and configure IBIS-AMI Models, click on **configure RX AMI...**
 - **anlg_eq_l_gaincode = 15 (manual setting)**
 - **anlg_eq_l_gainboost = 1**
 - corner = fast = 1
 - **all other options default**
 - **Save/Exit/Next**
- Optionally Sweep AMI-Model Parameters, click **Next**
- Add Jitter, click **Next**
- Define Stimulus for the Channel Analysis, **BitRate = 12.8Gbps**, click **Next**
- View Analysis Results, check **BER Plots**, click **Run**




Figure 8. Basic set-up example

The TI IBIS-AMI models contain information on products that is based on high-level specifications. These may not accurately represent the product design in all cases. Please verify the accuracy of the models with TI before using the results.





Figure 9. Receiver Eye in HyperLynx

3.3.2 IBIS-AMI basic set-up example including channel

- Open **DAC39RF10_ibis_ami_hyperlynx_line_4p.ffs**
- Verify **Enable Lossy Simulation** is checked



- Select **Simulate SERDES/Run IBIS-AMI Channel Analysis ...**
- Select **New Settings**, click **Next**
- Select **Time domain**, click **Next**
- In Setup for Channel Characterization
 - **Transmitter probe: U1.1p/U1.1n (at die)**
 - **Receiver probe: U2.2p/U2.2n (at die)**
 - Click **Next**
- Assign and configure IBIS-AMI Models, click on **configure RX AMI...** and keep default values
 - **anlg_eq_l_gaincode = -1 (adaptive setting)**
 - **anlg_eq_l_gainboost = 0**
 - corner = nominal = 0
 - **all other options default**
 - **Save/Exit/Next**
- Optionally Sweep AMI-Model Parameters, click **Next**
- Add Jitter, click **Next**
- Define Stimulus for the Channel Analysis, **BitRate = 12.8Gbps**, click **Next**
- View Analysis Results, check **BER Plots**, click **Run**




Figure 10. IBIS-AMI schematic set-up in HyperLynx

The TI IBIS-AMI models contain information on products that is based on high-level specifications. These may not accurately represent the product design in all cases. Please verify the accuracy of the models with TI before using the results.




Figure 11. Receiver Eye in HyperLynx

The adapted equalizer value (gain_code) can be found in the file DAC38J48.adapt (this is a text file). The gain_code is the second value listed, in this case it adapted to a value of 12.

0 , 12 , -1.70196, -0.00392157, -1, -3, -1

3.3.3 IBIS-AMI example case with interlane coupling


The following application example in Hyperlynx can be found in file DAC39RF10_ibis_ami_hyperlynx_line_64p.ffs. A 300mm FR4 line is used as a channel here. In this example the xLRX.s64p package model is used. This model enables the simulation of interlane coupling.

The ports are defined as

```
Port[1]    = 0SRXN_BGA
Port[2]    = 0SRXN_DIE
Port[3]    = 0SRXP_BGA
Port[4]    = 0SRXP_DIE
Port[5]    = 1SRXN_BGA
Port[6]    = 1SRXN_DIE
Port[7]    = 1SRXP_BGA
Port[8]    = 1SRXP_DIE
```

...

- Open **DAC39RF10_ibis_ami_hyperlynx_line_64p.ffs**
- Verify **Enable Lossy Simulation** is checked



- Select **Simulate SERDES/Run IBIS-AMI Channel Analysis ...**
- Select **New Settings**, click **Next**
- Select **Time domain**, click **Next**
- In Setup for Channel Characterization
 - **Transmitter probe: U1.1p/U1.1n (at die)**

The TI IBIS-AMI models contain information on products that is based on high-level specifications. These may not accurately represent the product design in all cases. Please verify the accuracy of the models with TI before using the results.

- **Receiver probe: U2.2p/U2.2n (at die)**
 - Click **Next**
- Assign and configure IBIS-AMI Models, click on **configure RX AMI...** and keep default values
 - **anlg_eql_gaincode = -1 (adaptive setting)**
 - **anlg_eql_gainboost = 0**
 - corner = nominal = 0
 - **all other options default**
 - **Save/Exit/Next**
- Optionally Sweep AMI-Model Parameters, click **Next**
- Add Jitter, click **Next**
- Define Stimulus for the Channel Analysis, **BitRate = 12.8Gbps**, click **Next**
- View Analysis Results, check **BER Plots**, click **Run**




Figure 12. HyperLynx channel example with 300mm FR4 line




Figure 13. Receiver Eye in HyperLynx

The TI IBIS-AMI models contain information on products that is based on high-level specifications. These may not accurately represent the product design in all cases. Please verify the accuracy of the models with TI before using the results.

The adapted equalizer value (gain_code) can be found in the file DAC38J48.adapt (this is a text file). The gain_code is the second value listed, in this case it adapted to a value of 12.

0 , 12, 1e-16, 0, 0, 2, 0