

**Buttons, Switches,
LEDs**

SHEET 2

DDR III

SHEET 3

FMC CONN

SHEET 4

ARRIA High Speed Bank

SHEETS 5

ARRIA V I/O

SHEETS 6-12

FPGA Configuration

SHEETS 13

ARRIA V POWER

SHEETS 14

ARRIA V GROUND

SHEETS 15

FPGA Decoupling

SHEET 16

USB

SHEET 17

Supply Voltage Supervisors

SHEET 18

POWER SUPPLIES

LMZ30604
LMZ30602
TPS7A4700
TPS73001
TPS51200
TPS7A8101

SHEET 19 - 21


NOTE: DNI = DO NOT INSTALL COMPONENT.




TEXAS INSTRUMENTS

Title		TSW14J50	
Drawn: L. NGUYEN	Size B	Document Number	Rev B
Engineer: J. SETON / E. DWOBENG	Date: Tuesday, March 25, 2014	Sheet 1	of 21

Buttons, Switches, LEDs



MECHANICAL PARTS




TEXAS INSTRUMENTS

Title: **TSW14J50**

Size: **B** Document Number: **Rev B**

Date: Tuesday, March 25, 2014 Sheet 2 of 21





DDR III

Uses Soft Controller

**TEXAS INSTRUMENTS**

Title				TSW14J50			
Size	Document Number						Rev
B							B
Date	Tuesday, March 25, 2014		Sheet	3		of	21






HIGH SPEED BANK

TEXAS INSTRUMENTS


Title: **TSW14J50**

Size B Document Number Rev B

Date: Tuesday, March 25, 2014 Sheet 5 of 21



BANK 3

 **TEXAS INSTRUMENTS**

Title

TSW14J50

Size

Document Number

Rev

B

B

Date:


Tuesday, March 25, 2014

Sheet

6

of

21



ArriaV 5AGXMA1DF27

BANK 4C (3.3V)
BANK 4D (2.5V)

TEXAS INSTRUMENTS


Title

TSW14J50

Size **B** Document Number


Rev **B**

Date: Tuesday, March 25, 2014 Sheet 7 of 21




ArriaV 5AGXMA1DF27

FPGA Bank 5A (VAR)


**TEXAS INSTRUMENTS**


Title		
TSW14J50		
Size	Document Number	Rev
B		B
Date:	Tuesday, March 25, 2014	Sheet 8 of 21



ArriaV 5AGXMA1DF27


FPGA Bank 6 (2.5V)


		TEXAS INSTRUMENTS	
Title TSW14J50			
Size B	Document Number		Rev B
Date:	Tuesday, March 25, 2014	Sheet	9 of 21



ArriaV 5AGXMA1DF27


DDR3 - FPGA Bank 7C & 7D (1.5V)


		TEXAS INSTRUMENTS	
Title			
TSW14J50			
Size	Document Number		Rev
B			B
Date:	Tuesday, March 25, 2014	Sheet	10 of 21



ArriaV 5AGXMA1DF27

DDRIII - FPGA Bank 8D (1.5V)
FPGA Bank 8A (2.5V)

		TEXAS INSTRUMENTS	
Title TSW14J50			
Size B	Document Number		Rev B
Date: Tuesday, March 25, 2014	Sheet 11	of 21	



BANK 8

TEXAS INSTRUMENTS


Title

TSW14J50

Size **B** Document Number

Date: Tuesday, March 25, 2014 Sheet 12 of 21

Rev **B**




ArriaV 5AGXMA1DF27

FPGA CONFIGURATION


TSW14J50		
Title	Document Number	
Size B	Date: Tuesday, March 25, 2014	Rev B
Sheet 13	of 21	Page 1
















ArriaV 5AGXMA1DF27


FPGA GROUND

		TEXAS INSTRUMENTS	
Title TSW14J50			
Size	Document Number		Rev B
Date:	Tuesday, March 25, 2014		Sheet 15 of 21



FPGA Decoupling

		TEXAS INSTRUMENTS	
Title		TSW14J50	
Size	Document Number		Rev B
Date:	Tuesday, March 25, 2014		Sheet 16 of 21




USB

TEXAS INSTRUMENTS

Title: **TSW14J50**

Size B Document Number Rev B

Date: Tuesday, March 25, 2014 Sheet 17 of 21






SEQUENCER





Title		
TSW14J50		
Size	Document Number	Rev
B		B

Date: Tuesday, March 25, 2014 Sheet 18 of 21



1.15V, VAR

 TEXAS INSTRUMENTS		
Title		
TSW14J50		
Size	Document Number	Rev
B		B
Date:	Tuesday, March 25, 2014	Sheet 19 of 21






150mA (LDO)

0.75V, 1.5V

Title		
TSW14J50		
Size	Document Number	Rev
B		A
Date:	Tuesday, March 25, 2014	Sheet 20 of 21

5V DC INPUT



3.3V, 2.5V

		TEXAS INSTRUMENTS	
		TSW14J50	
Size B	Document Number	Date:	Tuesday, March 25, 2014
Rev B	Sheet 21 of 21	Date:	Tuesday, March 25, 2014