

LM5050-1 and LM5050-2 High Side OR-ing FET Controllers

PARAMETERS:


VIN = 12

T1 = 0 V1 = 0
T2 = 1u V2 = 0
T3 = 1m V3 = {VIN}
T4 = 3.999m V4 = {VIN}
T5 = 4m V5 = {VIN*0.8}
T6 = 4.999m V6 = {VIN*0.8}
T7 = 5m V7 = {VIN}

T1 = 0 V1 = 0
T2 = 7.999m V2 = 0
T3 = 8m V3 = 2
T4 = 8.999m V4 = 2
T5 = 9m V5 = 0

T1 = 0 V1 = 0
T2 = 2m V2 = 0
T3 = 3m V3 = {VIN}
T4 = 11.999m V4 = {VIN}
T5 = 12m V5 = {VIN*0.8}
T6 = 12.999m V6 = {VIN*0.8}
T7 = 13m V7 = {VIN}

T1 = 0 V1 = 0
T2 = 15.999m V2 = 0
T3 = 16m V3 = 2
T4 = 16.999m V4 = 2
T5 = 17m V5 = 0



Title		
LM5050 PSpice Simulation Example		
Size	Document Number	Rev
A	Model by Robert Sheehan, National Semiconductor, Santa Clara, CA	A
Date:	Thursday, May 26, 2011	Sheet 1 of 2



LM5050-1 and LM5050-2 High Side OR-ing FET Controllers

<Introduction >

This document contains the PSPICE models and the simulation circuit example for National Semiconductor's LM5050-1 and LM5050-2. The LM5050-1 and LM5050-2 High Side OR-ing FET Controllers operate in conjunction with external MOSFETs as ideal rectifiers when connected in series with a power source.

<LM5050-1 Model>

The LM5050-1 model contains all of the basic features including:

- Input Operating Voltage Range 5V to 100V, Biased From VS Pin
- Current Source Gate Driver for External N-Channel MOSFET
- Gate Driver Supply Diode OR'd From IN or VS Pins
- 12V Gate Clamp with Additional Zener Protection
- 25 ns Reverse Current Comparator
- 250 ns Off Comparator
- 1.5 Ohm Gate Turn-Off Switch
- 20 mV Minimum VDS Clamp for Fast Turn-Off
- Pin Bias Currents
- Pin Reverse Voltage Diode Clamps

<LM5050-2 Model>

The LM5050-2 model contains all of the basic features including:

- Input Operating Voltage Range 6V to 100V, Biased From OUT Pin
- Current Source Gate Driver for External N-Channel MOSFET
- Gate Driver Supply From IN Pin
- 12V Gate Clamp with Additional Zener Protection
- 25 ns Reverse Current Comparator
- 250 ns Off Comparator
- 1.5 Ohm Gate Turn-Off Switch
- 20 mV Minimum VDS Clamp for Fast Turn-Off
- MOSFET Diagnostic Test Mode nFGD Pin
- Pin Bias Currents
- Pin Reverse Voltage Diode Clamps

<Assumptions and limitations>

Model & Example Assumptions:

- Temperature variations are not considered.

<Note>

- To run the simulation, a simulation profile should be added first.
- Click 'New Simulation Profile' and set the simulation time to 20 ms.
- The simulation takes less than 1 second per 20 ms simulation on a 2.4 GHz machine.

Title		
LM5050 PSpice Simulation Example		
Size A	Document Number Model by Robert Sheehan, National Semiconductor, Santa Clara, CA	Rev A
Date:	Thursday, May 26, 2011	Sheet 2 of 2