

AM625 / AM623 Starter Kit SK (EVM) WITH TPS6521904 PMIC

TABLE OF CONTENTS

Revision Number

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM FOR AM625 / AM623 STARTER KIT SK (EVM)
04	BLOCK DIAGRAM XDS110 DEBUGGER
05	POWER ARCHITECTURE BLOCK DIAGRAM
06	POWER-UP AND POWER-DOWN SEQUENCE
07	I2C TREE
08	GPIO MAPPING TABLE
09	USB TYPE-C PD CONTROLLER AND POWER SUPPLY
10	PERIPHERAL POWER SUPPLIES-1
11	PERIPHERAL POWER SUPPLIES-2
12	SOC POWER SUPPLIES - USING PMIC
13	SOC SUPPLY RAILS CURRENT MONITORING
14	SOC SUPPLY RAILS AND POWER SUPPLIES
15	CAPS FOR SOC POWER SUPPLIES AND SOC GROUND VSS
16	SOC DDRSS AND DDR4 MEMORY DEVICE INTERFACE
17	M.2 INTERFACE AND CONNECTOR
18	SOC MMC0.2 INTERFACE AND eMMC FLASH + RESET
19	SD CARD - LOAD SWITCH, LOAD SWITCH RESET LOGIC AND DATA INTERFACE
20	SOC OSPI/QSPI INTERFACE AND OSPI FLASH
21	BOARD ID EEPROM & DIGITAL TEMPERATURE SENSORS
22	CPSW3G RGMII_1 ETHERNET PHY

PAGE	CONTENTS
23	CPSW3G RGMII_2 ETHERNET PHY
24	SOC MAC INTERFACE, SOC AND ETHERNET PHYs CLOCK BUFFER, LED DRIVER
25	TEST AUTOMATION
26	BOOT MODE CONFIGURATION BUFFERS, RESISTOR DIVIDERS & DIP SWITCHES
27	XDS110 DEBUGGER
28	AUTOMATION SIGNALS BUFFER
29	SOC JTAG INTERFACE AND JTAG BUFFERS
30	JTAG 20 PIN cTI CONNECTOR AND BUFFERS
31	FT4232 UART TO USB BRIDGE
32	SOC LFOSC0 AND SOC BOOTMODE INPUT PINS, PRU HEADER
33	USER EXPANSION CONNECTOR
34	SOC-MCU DOMAIN IO, OSC0 AND SOC-MCU IO HEADER
35	USB0 TYPE-C DRP
36	SOC USB INTERFACE, USB1 TYPE-A CONNECTOR, VBUS DIVIDER & POWER SWITCH
37	SOC OLDI INTERFACE, LCD CONNECTOR AND SOC UART1 FET SWITCH & BUFFER
38	SOC CSI INTERFACE AND CAMERA CONNECTOR
39	IO EXPANDER AND MCASP1 FET SWITCH & BUFFER
40	AUDIO CODEC
41	SOC DPI INTERFACE, DPI TO HDMI TRANSMITTER INTERFACE
42	SOC RESET AND IOs, AND EXTERNAL LVCMOS CLOCK (OSCILLATOR)
43	SOC PUSH BUTTON RESET INPUTS, DEBOUNCE LOGIC FOR RC RESET
44	ASSEMBLY NOTES AND MOUNTING HARDWARE

REV	A1
VER	0.12

D-Note :-

SK/EVM is a device evaluation board or platform. The SK/EVM is not a reference design. In some cases the EVM implementation may deviate from the optimum solution to provide a better customer experience or provide flexibility for customers to be able to validate the SOC functionality. TI expects and recommends customers to carefully review and follow all requirements defined in the datasheet, silicon errata, and TRM when designing their custom board. The information found in the datasheet should always take precedence over the SK/EVM implementation.

R-Note :-

- * Verify the DNI components configuration with respect to the SK schematics (Use PDF) after completion of board design before board assembly
- * A standard 5% tolerance resistor can be used for most of the series and parallel pull resistor
- * Be sure to read through all the D-Notes (Design notes), R-Notes (Review notes) and CAD notes during board design and before start of board build. (Refer FAQs listed for additional details)

KEY LINKS TO COLLATERALS

Hardware Design Guide : https://www.ti.com/lit/an/sprad05b/sprad05b.pdf
Schematic Design and Review Checklist : https://www.ti.com/lit/an/sprad21d/sprad21d.pdf
PMIC Power Solutions application note : https://www.ti.com/lit/an/slvafd0b/slvafd0b.pdf
DDR Board Design and Layout Guidelines : https://www.ti.com/lit/an/sprad06/sprad06.pdf
SKs (Starter Kits) for reference : SK-AM62B, SK-AM62B-P1, SK-AM62-LP, SK-AM62-SIP, SK-AM62A-LP, SK-AM62P-LP

Designed for TI by Mistral Solutions Pvt Ltd



Title TABLE OF CONTENTS

Size	PROC142A1(002)	Rev
C		A1
Date:	Monday, May 27, 2024	Sheet 1 of 44


REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.01	29 AUG 2022	Drafted from PROC142E1 Schematics. R651 value changed to 1K. DNI'd R618 and R676.Changed the I2C buffer parts to TCA9517DR. Changed the part SN74AVC4T245RSVR to SN74AVC4T245DGVR	Mistral Design Team		
0.02	08 SEP 2022	Added the second GPIO Expander U110 Part# TCA6408ARGTR	Mistral Design Team		
0.03	21 SEP 2022	Changed the Current monitors Res Filter values from 10E to 0E to the Sense pins.	Mistral Design Team		
0.04	19 OCT 2022	Added Testpoint to TEMP_DIODE_P pin of SoC. Changed the GPIO_OLDI_RSTn net name to GPIO_TS_RSTn.	Mistral Design Team		
0.05	24 OCT 2022	Changed the PMIC part from TPS6521903RHBR to TPS6521904RHBR. Mounted R699 and DNI'd R123. DNI'd the current monitor section of U36	Mistral Design Team		
0.06	3 Nov 2022	Changed the DDR4 part from MT40A1G16KD-062E IT:E to MT40A1G16TB-062E IT:F. Changed the eMMC part from MTFC16GAPALBH-IT to MTFC32GAZAQHD-IT.	Mistral Design Team		
0.07	15 Nov 2022	Removed the PMIC_STBY connection from SOC to PMIC.	Mistral Design Team		
0.08	22 Nov 2022	Added 2x 47uF on VCC_5V0. DNI'd C432, C433(10uF) and changed C415 to 4.7uF. Added 22pF CAP across R108	Mistral Design Team		
0.09	1 Dec 2022	Removed MMC2 connector section (J18) and associated resistors	Mistral Design Team		
0.10	11 APR 2023	Changed the HDMI external swing resistance to 7.5K. Added Standoff,Screw & Washer for M.2 connector. DNI'd R650 on SoC_USB1_DRVVBUS	Mistral Design Team		
0.11	16 MAY 2023	Depopulated Pull up of SOC_WLAN_IRQ_1V8 (R6)	Mistral Design Team		
0.12	27 MAY 2024	Updated SoC Part Number, Enabled Voltage ratings for all the capacitors and added Design Review notes Moved to DNI : R222, R650, C305, C303, C156, Q2, Y4 Moved to Mount : R319, R309, R318, R310, R306, R307, R308, R303, R538, R572 C86 - 1uF changed to 2.2uF ; C60 - 4.7uF changed to 1uF ; C46 - 0.1uF changed to 4.7uF ; C47,C387,C194,C12 - 1uF changed to 0.1uF ; C77, C33 - 4.7uF changed to 10uF ; C75,C79 - 9pF changed to 18pF ; C391,C14,Ci93 - 2.2uF changed to 1uF R651 - 1K 0.1% changed to Std 1K ; R404,R408 - 1K 0.1% changed to 1K 1% ; R89,R353,R354,R301,R302 - 22E 1% changed to 0E ; R12,R333,R398 - 49.9K 1% changed to Std 10K ; R393,R475 - 10K 1% changed to Std 10K; R315 - 100K changed to 10k; R56 - 0E changed to Std 22E.	Mistral Design Team		

LINKS TO KEY FAQs

https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1183910/faq-am625-custom-board-hardware-design-collaterals-to-get-started
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1184006/faq-am623-custom-board-hardware-design-collaterals-to-get-started
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1285107/faq-am64x-am62x-am62ax-am62px-custom-board-hardware-design---collaterals-for-reference-during-schematic-design-and-schematics-review
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1280721/faq-am625-am623-am625sip-am625-q1-am620-q1-custom-board-hardware-design---faqs-related-to-processor-collaterals-functioning-peripherals-interface-and-starter-kit
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1332316/faq-am625-am623-custom-board-hardware-design---design-and-review-notes-for-reuse-of-sk-am62b-pl-schematics

BLOCK DIAGRAM




D-Note
Refer Device Comparison section of the processor data sheet for supported cores, peripherals and memory size

D-Note :-
Pins (OBSCCLK) B16 and T25 of the SoC are main domain Observation clock output for test and debug purposes only. Add a TP near to the SoC and provision to isolate the signal for testing whenever possible
Pin (MCU_OBSCCLK) B8 of the SoC are MCU Domain Observation clock output for test and debug purposes only. Add a TP near to the SoC and provision to isolate the signal for testing whenever possible

D-Note :-
Drive strength configuration is currently not supported. The drive strength must remain in the default state since this is the only condition used during timing closure of the peripherals. The devices are set to maximum drive strength. Please reference to the IBIS model to find the drive strength of the IOs.

PMIC to SOC Connection



Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM AM62x SKEVM

Size PROC142A1(002)

Date: Monday, May 27, 2024


Sheet 3 of 44

Rev A1

BLOCK DIAGRAM_XDS110

D-Note:-

Please follow SK-AM62P-LP implementations for latest updates on XDS110



Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM_XDS110


Size C PROC142A1(002)

Date: Monday, May 27, 2024

Sheet 4 of 44

Rev A1

POWER BLOCK DIAGRAM



POWER UP SEQUENCE



Designed for TI by Mistral Solutions Pvt Ltd



Title POWER BLOCK DIAGRAM


Size C PROC142A1(002)

Date: Monday, May 27, 2024



Sheet 5 of 44

Rev A1

POWER SEQUENCE



POWER DOWN SEQUENCE



Designed for TI by Mistral Solutions Pvt Ltd



Title	POWER SEQUENCE
-------	----------------

Size	PROC142A1(002)
C	

Date: Monday, May 27, 2024


Sheet 6 of 44

A1

I2C TREE

R-Note
Add - Indicates Address

AM62x
SOC



R-Note
Refer below section of the data sheet
Timing and Switching Characteristics
I2C Exceptions

R-Note:-

For all emulated open-drain output LVCMOS I2C interfaces.
(I2C0, I2C1, I2C2, I2C3) pullup resistors are recommended
The IOs associated with these ports are not compliant to the
fall time requirements defined in the I2C specification.
Location of the pullup is not a concern.
It is recommended to connect the pullups with the shortest
possible stub

R-Note:-

For I2C interfaces with open-drain output type buffer (MCU_I2C0 and WKUP_I2C0), an external pullup is recommended irrespective of peripheral usage and IO configuration.
Refer Pin Connectivity Requirements section of SoC data sheet

GPIO MAPPING TABLE

SL NO.	GPIO DESCRIPTION	GPIO NETNAME	Functionality	GPIO USED	SOC MUXED SIGNAL NAME	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE	VOLTAGE DOMAIN ON SOC SIDE	VOLTAGE CONNECTED ON SKEVM
1	Enable for WLAN Interface	SoC_WLAN_EN_1V8	ENABLE	GPIO0_71	MMC2_SDCD	OUTPUT	LOW	HIGH	VDDSHV6	SoC_DVDD1V8
2	WLAN Interrupt	SoC_WLAN_IRQ_1V8	INTERRUPT	GPIO0_72	MMC2_SDWP	INPUT	HIGH	LOW	VDDSHV6	SoC_DVDD1V8
3	Enable for BT Interface	BT_EN_SOC_3V3	ENABLE	MCU_GPIO0_1	MCU_SPI0_CS0	OUTPUT	HIGH	LOW	VDDSHV_MCU	SoC_DVDD3V3
4	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn/PRU_INTn	INTERRUPT	GPIO1_31	EXTINTn	INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
	PRU Connector Interrupt									
	PMIC_INTn									
5	OSPI Reset Control GPIO	GPIO_OSPI_RSTn	RESET	GPIO0_12	OSPI0_CSn1	OUTPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
6	OSPI Interrupt	OSPI_INTn	INTERRUPT	GPIO0_13	OSPI0_CSn2	INPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
7	SD Card IO Voltage Select	VSEL_SD	ENABLE	GPIO0_31	GPMC0_CLK	OUTPUT	LOW	HIGH	VDDSHV3	SoC_DVDD3V3
8	IO Expander Interrupt	MCU_GPIO0_15	INTERRUPT	MCU_GPIO0_15	MCU_MCAN1_TX	INPUT	HIGH	LOW	VDDSHV_CANUART	SoC_DVDD3V3
9	TEST GPIO1 from Test Automation Connector/ User Interrupt Push Button									
10	User Test LED 1	SOC_GPIO1_49	GPIO	GPIO1_49	MMC1_SDWP	OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
IO EXPANDER - 01										
1	CPSW Ethernet PHY-2 Reset Control GPIO	GPIO_CPSW2_RST	RESET	IO EXPANDER - P01		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	CPSW Ethernet PHY-1 Reset Control GPIO	GPIO_CPSW1_RST	RESET	IO EXPANDER - P01		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	PRU Board Detection	PRU_DETECT	DETECTION	IO EXPANDER - P02		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	SD Card Load Switch Enable	MMC1_SD_EN	ENABLE	IO EXPANDER -P03		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
5	SOC eFuse Voltage(VPP=1.8V) Regulator Enable	VPP_LDO_EN	ENABLE	IO EXPANDER - P04		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
6	EXP CONN 3.3V Power Switch Enable	EXP_PS_3V3_EN	ENABLE	IO EXPANDER - P05		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
7	EXP CONN 5V Power Switch Enable	EXP_PS_5V0_EN	ENABLE	IO EXPANDER - P06		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
8	EXP CONN HAT Board Detection	RPI_HAT_DETECT	DETECTION	IO EXPANDER - P07		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
9	M.2 Connector Alert	WLAN_ALERT_3V3	ALERT	IO EXPANDER – P10		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
10	M.2 Connector WAKEUP	BT_UART_WAKE_SOC_3V3	WAKEUP	IO EXPANDER – P11		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
11	SOC UART1 Mux Select	UART1_MUX_SEL	SELECT	IO EXPANDER - P12		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
12	Enable for Wilink Level Translators	WL_LT_EN	ENABLE	IO EXPANDER - P13		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
13	HDMI Transmitter Reset Control GPIO	GPIO_HDMI_RSTn	RESET	IO EXPANDER - P14		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
14	Raspberry Pi Camera CSIO GPIO1	CSI_GPIO1	INPUT/OUTPUT	IO EXPANDER - P15		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
15	Raspberry Pi Camera CSIO GPIO2	CSI_GPIO2	INPUT/OUTPUT	IO EXPANDER - P16		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
16	PRU Power Switch Enable	PRU_3V3_EN	ENABLE	IO EXPANDER - P17		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
17	HDMI Interrupt	HDMI_INTn	INTERRUPT	IO EXPANDER - P20		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
18	TEST GPIO2 from Test Automation Connector	TEST_GPIO2	GPIO for communications with AM62x	IO EXPANDER - P21		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
19	MCASP2 Enable and Direction Control	AUD_BUF_EN	ENABLE	IO EXPANDER - P22		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
20		WL_BUF_EN	ENABLE	IO EXPANDER - P23		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
21		AUD_BUF_CLK_DIR	DIRECTION CONTROL	IO EXPANDER - P24		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
22		WL_BUF_CLK_DIR	DIRECTION CONTROL	IO EXPANDER - P25		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
23	OLDI Display Touch Interrupt	TS_INT#	INTERRUPT	IO EXPANDER - P26		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
24	User Test LED 2	IO_EXP_TEST_LED	GPIO	IO EXPANDER - P27		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
IO EXPANDER - 02										
1	M.2 Connector SDIO Reset Control GPIO	WLAN_SDIO_RST_3V3	RESET	IO EXPANDER – P0		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	OLDI Display Reset control	GPIO_TS_RSTn	RESET	IO EXPANDER – P1		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	Audio Codec Reset Control GPIO	GPIO_AUD_RSTn	DETECTION	IO EXPANDER – P2		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	eMMC Reset control GPIO	GPIO_eMMC_RSTn	RESET	IO EXPANDER – P3		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3

Designed for TI by Mistral Solutions Pvt Ltd



Title GPIO MAPPING TABLE


Size C PROC142A1(002)

Rev A1


Date: Monday, May 27, 2024

Sheet 8 of 44


USB TYPE-C PD CONTROLLER AND POWER SUPPLY



POWER INDICATION LED: VBUS_TYPEC1




BP_NoWait Safe Configuration




I2C Slave Address	Port1	Port2
I2C2 (Default)	0x38	0x3F
I2C1	0x20	0x24

SPI EEPROM & PROGRAMMING HEADER



EXTERNAL POWER PATH FOR SOURCING, 5V/0.5A




Designed for TI by Mistral Solutions Pvt Ltd




Title		USB TYPE-C POWER	
Size	C	PROC142A1(002)	Rev
Date:	Monday, May 27, 2024	Sheet	9 of 44

PERIPHERAL POWER SUPPLIES - 1



GROUND TEST POINTS



Designed for TI by Mistral Solutions Pvt Ltd




Title		PERIPHERAL POWER SUPPLY -1	
Size			Rev
C	Variant Name = PROC142A1(002)		A1
Date:	Monday, May 27, 2024	Sheet	10 of 44

PERIPHERAL POWER SUPPLIES - 2


```
VinMin = 4.5V
VinMax = 24V
Vout = 3.3V @ 6A
```

3.3V, 6.0 AMPS SUPPLY




PERIPHERAL SUPPLY - ETHERNET PHY

1.0V, 0.5 AMPS



1.8V VPP, 0.5 AMPS SUPPLY



D-Note :- Given the transient current requirement during eFuse programming, using load switch or FET switch may not be a recommended approach, It is recommended to use an LDO. A load or FET switch is likely to have too much voltage drop that can't be compensated like when using an LDO.

SOC POWER SUPPLY PMIC

TPS6521904 PMIC

D-Note :-
Verify the PMIC data sheet for the recommended caps
for the DC/DC and LDO outputs and provide the
recommended caps

D-Note
Add a 0R resistor or Jumper at the output of
the DC/DC for isolation or testing

SILK SCREEN :
TP45 - VCC_CORE (configured to 0.85V)
TP41 - VCC_1V8
TP40 - VDD_1V2
TP29 - VDDSHV_SDIO
TP42 - VDD_2V5

Devices Powered :
HDMI interface
DDR

Devices Powered :
Ethernet PHY
DDR



R-Note
SD card interface IO supply voltage switching (3.3V/1.8V)
is required to support higher speed data rates
Refer SOC data sheet for supported rates and IO voltage
levels

CAD Note:- Tie the feedback after the DC/DC output bulk caps


R-Note :-
Refer PMIC data sheet and
schematics review checklist
for reviewing the
implementation of PMIC section

D-Note :-
Show the bulk caps connection for each of the
DC/DC inputs separately
Add a 0.1 uF across the bulk caps
PVIN_B1_1, PVIN_B1_2 can share the same bulk cap


PMIC REGULATORS	VOLTAGE RAIL	CURRENT(mA)
BUCK 1	VCC_CORE (0.85V)	2700
BUCK 2	VCC_1V8	995
BUCK 3	VDD_1V2	936
LDO 1	VDDSHV_SDIO	50
LDO 2	VDD_LDO2	150
LDO 3	VDDA1V8	200
LDO 4	VDD_2V5	300



SOC 3.3V IO SUPPLY



PMIC ON/OFF PUSH BUTTON LOGIC



Designed for TI by Mistral Solutions Pvt Ltd



Title SOC POWER SUPPLY

Size C PROC142A1(002)







Date: Monday, May 27, 2024

Sheet 12 of 44


Rev A1

CURRENT MONITORING DEVICES

D-Note :- Note the supply rail name change across the shunt when optimizing the design (Deleting the current sense resistor)



D-Note :-
RES Option to short VDD_CORE and VDDR_CORE rails when both are 0.85V(Both should be generated from the same source)



CORE SUPPLY	ARRAY CORE SUPPLY	Assembly
0.75 VDD_CORE	0.85 VDDR_CORE	DNI R699 and Mount R123
0.85 VDD_CORE	0.85 VDDR_CORE	DNI R123 and Mount R699

INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC_1V8	SoC_DVDD1V8	45
VDDA1V8	VDDA_1V8	4D
VCC1V2_DDR	VDD_DDR4	47

Designed for TI by Mistral Solutions Pvt Ltd



Title CURRENT MONITORING DEVICES

Size
C PROC142A1(002)


Rev
A1

Date: Monday, May 27, 2024

Sheet 13 of 44

SOC POWER

D-Note :-
Recommend implementing the voltage monitoring functionality using VMON_VSYS for early detection of supply failure
It is meant to be a power-fail indicator for the main input (higher) voltage rail that enters the PCB. For example, 5, 12, or 24 volts.
The error associated with this monitor would require you to set the threshold significantly lower than the nominal to avoid false trigger
Refer System Power Monitor Design Guidelines section of the data sheet



D-Note :-
Changing the core voltage is not allowed after the device has been released from reset. If you turn off the core supply, we expect you to turn off all power rails and ramp them down per the power-down sequence and wait until all supply rails decay below 300mv before turning on power again.

D-Note :- VDD CORE and VDDR CORE are recommended to be powered by the same source so they ramp together when VDD_CORE is operating at 0.85V

R-Note
Connecting 1.8V supply source directly to VPP continuously is not allowed

Internal purpose only

R-Note:- Reserved pin
Leave unconnected


D-Note :-
Refer pin connectivity table of the SOC data sheet for connecting the USB IO, analog and core supplies when USB interface is not used.
It is acceptable to have the supplies connected and all the USB pins left unconnected provided the USB driver is not initialized any time and the USB calibration procedure does not happen.
Grounding the USB supplies as per pin connectivity requirements when not used saves power when low power is a critical requirement.

D-Note :-
Refer Pin connectivity requirements to connect the CSI0 supplies (analog and core) when CSI0 interface is not used
Ferrite and Bulk Caps are optional when CSI0 is not used and Boundary scan functionality is required

D-Note :-
Select cap with less the 1 ohm ESR
Ensure the PCB loop inductance is < 2.5 nH
Select 0201 package or smallest possible package
Refer SoC Data sheet

1.8V ANALOG SUPPLIES


CORE SUPPLIES



D-Note :-
Common SOC LVCMOS IO interface guidelines
1. Most of the SOC IOs are not fail-safe. No input should be applied before supply ramps.
2. SOC LVCMOS inputs have minimum slew rate requirements specified
3. SOC IO buffers are off during Reset. A pull is required near to the attached device being driven by the SOC IOs
4. Any SOC IO that has a trace connected and not being actively driven needs a parallel pull. When adding pull is not feasible, ensure the traces are routed away from noisy signals


D-Note :-
A Trace connected to SOC is effectively an antenna that will pick up noise.
A potential will be generated on the signal when noise couples into the antenna. This potential will be largest on the highest impedance end of the signal.
By placing a pull-up or pull-down near the SoC pin, we force the highest potential to the open-circuit end of the signal rather than the SoC end of the signal.

3.3V/1.8V MMC1 SUPPLY




D-Note :-
Add a bulk cap 1 uF to minimize resonance


SOC POWER SUPPLIES - DECAPS




CAD Note:- Place 0.1 uF caps near to SoC pins





CAD Note:- Place 0.1 uF caps near to SoC pins




CAD Note:- Place 0.1 uF caps near to SoC pins




CAD Note:- Place 0.1 uF caps near to SoC pins



CAD Note:- Place 0.1 uF caps near to SoC pins



SOC VSS




Designed for TI by Mistral Solutions Pvt Ltd




Title SOC POWER CAPS & SOC VSS

Size	Variant Name = PROC142A1(002)	Rev
C		
Date:	Monday, May 27, 2024	Sheet 15 of 44

SOC DDR4 INTERFACE



DDR4 DEVICE



Designed for TI by Mistral Solutions Pvt Ltd



Title DDR4 Interface


Size Variant Name = PROC142A1(002)

Rev A1


Date: Monday, May 27, 2024

Sheet 16 of 44

M.2 INTERFACE




D-Note :-
OE provision on MMC0_CLK
Helps improve signal integrity



33 CAD Note :-
Place SOC clock output pulldown resistor near to the clock input pin of the attached (memory) device


```
R-Note :-
What is the reason we selected
pulldown instead of pullup for EMMC,
SD card or other peripherals?
Because there are cases where the
clock is stopped or paused in a low
logic state and the pull-down option
is consistent with this logic state.
```

D-Note :-
Add additional decaps as required
Refer SK-AM62P-LP schematics



D-Note :-
Ok to use standard 47K
or similar resistor for
all the parallel pulls

D-Note :-
Add a series resistor to the GPIO
input for isolation or testing
Refer SK-AM62P-LP schematics



D-Note :-
You could eliminate the GPIO option and only use the reset output (Warm or Cold), where software forces a warm reset if the peripheral becomes unresponsive. However, this will reset the entire device rather than trying to recover the specific peripheral without resetting the entire device.

D-Note :-
In case ANDING logic is not used and the processor Main Domain warm reset status output (RESETSTAT2) is used to reset the attached device, ensure the IO voltage level of the attached device matches the RESETSTAT2 IO voltage level. A level translator is recommended to match the IO voltage level. A resistor divider could be used alternatively, provided optimum impedance value of the resistor divider is selected. Too high the resistor value of the NMOS reset input could be slow and introduce too much delay. If too low it will cause the AM62x to source too much steady-state current during normal operation.

D-Note :-
ANDING logic additionally performs level translation
Verify the Reset IO level compatibility before
optimizing the reset ANDING logic.
IO level mismatch could cause supply leakage and
affect SOC operation


SD CARD INTERFACE

SD CARD LOAD SWITCH RESET LOGIC

D-Note :-
Add a series resistor to the GPIO input
for isolation or testing
Refer SK-AM62P-LP schematics

[39] MMC1_SD_EN
[12,18,20,22,23,26,32,33,37,39,40,41,42] RESETSTATz
[22,23,26,42] PORz_OUT

D-Note :-
Anding logic could be optimized to 2
input AND gate
Use RESETSTATz and the SoC IO as inputs



LOAD SWITCH

D-Note :-
This power switch, along with the power switch supply reset logic, and the host IO power supply circuit is required to support UHS-I SD Cards which begins communications using 3.3V signal levels and later change to 1.8V signal levels when changing to one of the faster data transfer speeds. Cycling power to the SD Card is the only way to put it back into 3.3V mode since SD Cards do not have a reset pin. The host IO power supply must power off/on and change voltage at the same time as the SD Card. These circuits and the software driver operating the signals sourcing these circuits ensure both devices are off, or on and operating at the same IO voltage at the same time.






D-Note :-
CT - Add a 220 pF or higher cap for
SD card supply slew rate control

D-Note :-
For UHS-I operation, the pullups
are recommended to be connected to
the 3.3V/1.8V switched LDO output

Note :-
MMC1_CLK pullup is a DNI

D-Note :-
Ensure internal pullups are not configured when 10K
external pullups are used. As a good design practice, a
47K pullup is recommended to ensure the pullup value is
within the SD card specification, when internal pulls are
enabled unexpectedly. This way the resulting pull
resistance will still be within the specified.

[18] MMC1_D0
[18] MMC1_D1
[18] MMC1_D2
[18,19] MMC1_D3
[18] MMC1_CLK
[18] MMC1_CMD
[18] MMC1_SDCD



D-Note :-
Add a filter cap

CAD Note :-
Place near SD Card Connector

Designed for TI by Mistral Solutions Pvt Ltd



Title SD CARD INTERFACE


Size PROC142A1(002)

Date: Monday, May 27, 2024




Sheet 19 of 44

Rev A1


OSPI FLASH




D-Note :-
These 0R resistors are used for configuring QSPI and OSPI
This is optional during custom board design



SOC OSPI INTERFACE



OSPI FLASH RESET



Designed for TI by Mistral Solutions Pvt Ltd



Title OSPI INTERFACE


Size PROC142A1(002)

Date: Monday, May 27, 2024


Sheet 20 of 44

Rev A1


BOARD ID EEPROM



DIGITAL TEMPERATURE SENSORS



CAD NOTE: PLACE TEMP SENSOR CLOSE TO SoC



CAD NOTE: PLACE TEMP SENSOR CLOSE TO DDR4



Silk: SOC_I2C1

Designed for TI by Mistral Solutions Pvt Ltd



Title BOARD ID EEPROM & TEMPERATURE SENSORS

Size C
C PROC142A1(002)




Rev A1

Date: Monday, May 27, 2024

Sheet 21 of 44

D-Note :-
The caps and values used are as per the
EPHY data sheet recommendations

CPSW3G RGMII 1 - ETHERNET PHY





D-Note :-
Refer to DP83867ERGZ-R-EVM when
using LAN Discrete Transformer
Module and RJ45 connector

R-Note :-
Ferrite is DNI

D-Note :-
Provide provision for Series resistor
based on EPHY for RX signals near to EPHY

D-Note :-
XI clock Input amplitude allowed is 1.8V
irrespective of the IO supply
Use a CAP DIVIDER when the clock amplified is 3.3V



D-Note :-
Refer EPHY EVM for JTAG connections


Note :-
Add a isolation resistor to the GPIO input
for isolation or testing
Refer SK-AM62P-LP schematics



Note :-
Pullup is enabled for GPIO input
RESETSTATz series resistor is DNI


D-Note
Anding logic could be optimized to 2 input AND gate
Use RESETSTATz (or PORz_OUT) and the SoC IO as inputs

D-Note :-
ANDing logic additionally performs level translation
Verify the Reset IO level compatibility before
optimizing the reset ANDing logic.
IO level mismatch could cause supply leakage and
affect SOC operation




PHY ADDRESS = 00000
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx Clock Skew = 0ns
Rx Clock Skew = 2ns




D-Note :-
Verify the power sequence requirements
for Two-Supply Configuration and
Three-Supply Configuration



RJ45 CONNECTOR WITH INTEGRATED MAGNETICS



Silk: CPSW PHY-1



Designed for TI by Mistral Solutions Pvt Ltd



Title CPSW RGMII_1 ETHERNET PHY

Size
C PROC142A1(002)



Date: Monday, May 27, 2024

Sheet 22 of 44

Rev
A1

D-Note :-
The caps and values used are as per the
EPHY data sheet recommendations

CPSW3G RGMII 2 - ETHERNET PHY




D-Note :-
Refer to DP83867ERGZ-R-EVM when
using LAN Discrete Transformer
Module and RJ45 connector

R-Note :-
Ferrite is DNI

RJ45 CONNECTOR WITH INTEGRATED MAGNETICS

D-Note :-
Verify the power sequence requirements
for Two-Supply Configuration and
Three-Supply Configuration

D-Note :-
Provide provision for Series resistor based
on EPHY for RX signals near to EPHY







Note :-
Add a isolation resistor to the GPIO input
for isolation or testing
Refer SK-AM62P-LP schematics

Note :-
Pullup is enabled for GPIO input
RESETSTATz series resistor is DNI

D-Note
Anding logic could be optimized to 2 input AND gate
Use RESETSTATz (or PORz_OUT) and the SoC IO as inputs

D-Note :-
ANDing logic additionally performs level translation
Verify the Reset IO level compatibility before
optimizing the reset ANDing logic.
IO level mismatch could cause supply leakage and
affect SOC operation



PHY ADDRESS = 00001
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx Clock Skew = 0ns
Rx Clock Skew = 2ns

Designed for TI by Mistral Solutions Pvt Ltd



Title CPSW RGMII_2 ETHERNET PHY

Size
C PROC142A1(002)

Rev
A1

Date: Monday, May 27, 2024

Sheet 23 of 44

U12M

AWM234AT UCGHARLW

RGMI1

PwrGrp:VDDSHV2

AB17 ———— << CPSW_RGMI1_RD0 [22]
 RGMI1_RD0 AC17 ———— << CPSW_RGMI1_RD1 [22]
 RGMI1_RD1 AB16 ———— << CPSW_RGMI1_RD2 [22]
 RGMI1_RD2 AA15 ———— << CPSW_RGMI1_RD3 [22]
 RGMI1_RD3

AD17 ———— << CPSW_RGMI1_RXC [22]
 RGMI1_RXC AE17 ———— << CPSW_RGMI1_RX_CTL [22]

RGMI1_RX_CTL

AE20 ———— >> CPSW_RGMI1_TD0 [22]
 RGMI1_TD0 AD20 ———— >> CPSW_RGMI1_TD1 [22]
 RGMI1_TD1 AE18 ———— >> CPSW_RGMI1_TD2 [22]
 RGMI1_TD2 AD18 ———— >> CPSW_RGMI1_TD3 [22]
 RGMI1_TD3

RGMI1_TXC AE19 0E ———— >> CPSW_RGMI1_TXC [22]
 RGMI1_TXC AD19 ———— >> CPSW_RGMI1_TX_CTL [22]

RGMI1_TX_CTL

RGMI2

PwrGrp:VDDSHV2

AE23 ———— << CPSW_RGMII2_RD0 [23]
 RGMII2_RD0 AB20 ———— << CPSW_RGMII2_RD1 [23]
 RGMII2_RD1 AC21 ———— << CPSW_RGMII2_RD2 [23]
 RGMII2_RD2 AE22 ———— << CPSW_RGMII2_RD3 [23]
 RGMII2_RD3

AD23 ———— << CPSW_RGMII2_RXC [23]
 RGMII2_RXC AD22 ———— << CPSW_RGMII2_RX_CTL [23]


RGMII2_RX_CTL

Y18 ———— >> CPSW_RGMII2_TD0 [23]
 RGMII2_TD0 AA18 ———— >> CPSW_RGMII2_TD1 [23]
 RGMII2_TD1 AD21 ———— >> CPSW_RGMII2_TD2 [23]
 RGMII2_TD2 AC20 ———— >> CPSW_RGMII2_TD3 [23]
 RGMII2_TD3

RGMI2_TXC AE21 0E ———— >> CPSW_RGMII2_TXC [23]
 RGMI2_TXC AA19 ———— >> CPSW_RGMII2_TX_CTL [23]


RGMII2_TX_CTL

CLOCK BUFFER FOR SOC AND ETHERNET PHYs




40-PIN TEST AUTOMATION HEADER

I2C BUS BUFFER



D-Note :-
Refer AM62P test automation
implementation for the latest
updates



TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the EVM	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on MCU_GPIO0_15 Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to a Testpoint	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode I2C IO Expander	OUTPUT	External Pullup

Designed for TI by Mistral Solutions Pvt Ltd



Title TEST AUTOMATION


Size C PROC142A1(002)

Date: Monday, May 27, 2024


Sheet 25 of 44

Rev A1


D-Note :-
Please follow SK-AM62P-LP EVM implementations for latest updates on XDS110




I2C_TA BUS BUFFER




BOOTMODE_I2C_TA BUFFER



ISOLATION BUFFERS FOR TA SIGNALS



Pull ups(R567, R587, R517, R568, R585, R586 & R566) to VCC3V3_TA are present



Designed for TI by Mistral Solutions Pvt Ltd



Title AUTOMATION SIGNALS BUFFER


Size C PROC142A1(002)

Date: Monday, May 27, 2024


Sheet 28 of 44

Rev A1

JTAG SOC SECTION





BUFFER XDS110





XDS110_DIR = H: A -> B
XDS110_DIR = L: B -> A
OE = H: output = Hi-Z

CAD NOTE: Buffers U88 and U96 need to be placed closer to the cTI-20pin connector J17 to reduce Stub length of the JTAG signals.



cTI20 JTAG BUFFERS



Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG BUFFER


Size PROC142A1(002)

Date: Monday, May 27, 2024


Sheet 29 of 44

Rev A1

JTAG 20 PIN cTI CONNECTOR



JTAG CLOCK BUFFER



Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG 20 PIN cTI CONNECTOR







Size C PROC142A1(002)

Rev A1

Date: Monday, May 27, 2024

Sheet 30 of 44

FT4232 UART



Designed for TI by Mistral Solutions Pvt Ltd



Title	FT4232 UART TO USB BRIDGE
-------	---------------------------

Size	PROC142A1(002)
C	

Date: Monday, May 27, 2024

	R
	A

Sheet 31 of 44

DIR=H : A → B
DIR=L : B → A

Pin	Function	Connection
AD24	MDIO0_MDC	SOC_RGMII_MDC [22]
AB22	MDIO0_MDIO	SOC_RGMII_MDIO [22]
B9	WKUP_I2C0_SCL	R74
A9	WKUP_I2C0_SDA	33E
A12	WKUP_CLKOUT0	HFOSC0_CLKOUT 32K
C2	WKUP_LFOSC0_XI	D-Note :- WKUP_CLKOUT0 is a buffer, the high frequency oscillator is available during power-up
C1	WKUP_LFOSC0_XO	
A4	WKUP_UART0_RTSN	WKUP_UART0
C6	WKUP_UART0_CTSN	WKUP_UART0
B4	WKUP_UART0_RXD	WKUP_UART0
C5	WKUP_UART0_TXD	WKUP_UART0
B7	PMIC_LPM_ENO	X

D-Note :-
Shorting of bootmode inputs (IOs) is not recommended or allowed since the IOs have alternate functions that could be configured after boot
Shorting the bootmode pins directly to VCC or ground directly is not recommended
Connect each of the bootmode pins through separate resistor
Choose the bootmode resistor value based on the use case (10K or similar)

[26]	BOOTMODE0		R518	1.1K	1%	PR0_PRU0_GPO0
[26]	BOOTMODE1		R516	1.1K	1%	PR0_PRU0_GPO1
[26]	BOOTMODE2		R513	1.1K	1%	PR0_PRU0_GPO2
[26]	BOOTMODE3		R511	1.1K	1%	PR0_PRU0_GPO3
[26]	BOOTMODE4		R509	1.1K	1%	PR0_PRU0_GPO4
[26]	BOOTMODE5		R506	1.1K	1%	PR0_PRU0_GPO5
[26]	BOOTMODE6		R504	1.1K	1%	PR0_PRU0_GPO6
[26]	BOOTMODE7		R501	1.1K	1%	PR0_PRU0_GPO7
<hr/>						
[26]	BOOTMODE11		RA1	1	8 1K	SoC_VOUT0_DATA19
[26]	BOOTMODE12			2		SoC_VOUT0_DATA20
[26]	BOOTMODE15			3	6	SoC_VOUT0_DATA23
[26]	BOOTMODE14			4	5	SoC_VOUT0_DATA22
<hr/>						
[26]	BOOTMODE13		RA2	1	8 1K	SoC_VOUT0_DATA21
[26]	BOOTMODE10			2	7	SoC_VOUT0_DATA18
[26]	BOOTMODE8			3	6	SoC_VOUT0_DATA16
[26]	BOOTMODE9			4	5	SoC_VOUT0_DATA17

D-Note :-
When bootmode Isolation buffers are not used, connect the bootmode configuration resistors directly to the SOC bootmode input pins. Connect the SOC bootmode signal used for alternate function to the attached device through OR for isolation or testing.

[illegible]

MISTRA

Pin	Signal	Function	Notes
[12]	VSEL_SD_SOC	P25	GPMMC0_CLK
	PR0_PRU0_GPO0	M25	GPMMC0_AD0
	PR0_PRU0_GPO1	N23	GPMMC0_AD1
	PR0_PRU0_GPO2	N24	GPMMC0_AD2
	PR0_PRU0_GPO3	N26	GPMMC0_AD3
	PR0_PRU0_GPO4	P24	GPMMC0_AD4
	PR0_PRU0_GPO5	P22	GPMMC0_AD5
	PR0_PRU0_GPO6	P21	GPMMC0_AD6
	PR0_PRU0_GPO7	R23	GPMMC0_AD7
		R24	GPMMC0_AD8
[41]	SoC_VOUT0_DATA16	R25	GPMMC0_AD9
[41]	SoC_VOUT0_DATA17	T25	GPMMC0_AD10
[41]	SoC_VOUT0_DATA18	R21	GPMMC0_AD11
[41]	SoC_VOUT0_DATA19	T22	GPMMC0_AD12
[41]	SoC_VOUT0_DATA20	T24	GPMMC0_AD13
[41]	SoC_VOUT0_DATA21	U25	GPMMC0_AD14
[41]	SoC_VOUT0_DATA22	U24	GPMMC0_AD15
[41]	SoC_VOUT0_DATA23		
		M21	GPMMC0_CSNO
[33]	EXP_GPIO0_41	L21	GPMMC0_CSNI
[33]	EXP_GPIO0_42	K22	GPMMC0_CSNI
[33]	SoC_I2C2_SCL	K24	GPMMC0_CSNI
	SoC_I2C2_SDA		GPMMC0_CSNI
[39]	MCASP1_AXR2	R654	GPMMC0_ADVN_ALE
		0E	
[39]	MCASP1_ACLKX	R56	GPMMC0_BEON_CLE
		22E	
		N20	GPMMC0_BE1N
[33]	EXP_GPIO0_36	M22	GPMMC0_DIR
CAPO_IN_APWM_OUT		U23	GPMMC0_WAIT0
[39]	MCASP1_AFSX	R331	GPMMC0_WAIT1
[39]	EXP_GPIO0_38	V25	GPMMC0_WAIT1
[33]	EXP_GPIO0_39	K25	GPMMC0_WPN
[33]	EXP_GPIO0_33	L24	GPMMC0_OEN_REN
[39]	MCASP1_AXR0	R55	GPMMC0_WEN
		0E	

AM6254ATCGHAAW

D-Note :-
Can support custom design
to source 500mA


3V3 supply of PRU Header is limited to sourcing 500mA max

D-Note :-
Can support custom design
to source 500mA

3V3 supply of PRU Header is limited to sourcing 500mA max.

D-Note :-
SOC IO buffers are off during reset. A pull is recommended near to the attached device that is being driven by the SOC IO


USER EXPANSION CONNECTOR




CAD Note:- R32(Series damping resistor) should be placed close to SoC

D-Note:-
Add a series resistor 22R on the SPI clock output signal near to the SoC


R-Note :-
These supplies are off by default
The supplies are controlled by the below load switches and needs to be enabled



D-Note:- Expansion boards should take care of the null modem connectivity for the UART signals (cross-over of Rx and Tx)



LOAD SWITCHES FOR USER EXPANSION CONNECTOR



R-NOTE:-


AM62x Starter Kit shall not be powered through the 5V0 or 3V3 pins on the 40-pin User Expansion Connector.

User Expansion Connector I/O are not fail-safe and shall not be driven when AM62x Starter Kit is not powered.

5V supply of User Expansion Connector is limited to sourcing 155mA max.

3V3 supply of User Expansion Connector is limited to sourcing 500mA max.

I2C SWITCH FOR SoC_I2C2



Designed for TI by Mistral Solutions Pvt Ltd



Title USER EXPANSION CONNECTOR

Size PROC142A1(002)


Date: Monday, May 27, 2024

Sheet 33 of 44

Rev A1

D-Note :-
A pullup is recommended for Open drain output type I2C interfaces irrespective of the IO configuration
Refer pin connectivity table of SOC data sheet

SOC - MCU DOMAIN



D-Note :-
SOC IO buffers are off during reset. A pull is recommended near to the attached device that is being driven by the SOC IO

D-Note :-
Add a series resistor 22R to the SPI0 clock output near to the SoC

D-Note :-
No HFOSC0 registers are required to be changed. These registers should remain in their default state. Select the appropriate crystal circuit components that are compliant to the values defined in the MCU_OSC0 Crystal Circuit Requirements table. Read the Load Capacitance and Shunt Capacitance sections to select the appropriate crystal circuit components.


D-Note :-
Refer Applications, Implementation, and Layout section of the data sheet for clock routing guidelines as below:
Clock Routing Guidelines Oscillator Routing

D-Note :-
MCU_OSC0 has been validated only with a 25 MHz clock source, so that is the only frequency supported. The datasheet shows MCU_OSC0 not starting until after the core voltage because there are some cases where the oscillator may not start until VDD_CORE is valid. In most cases it will start as early as VDD5_OSC0, but this may not always be the case. This diagram in the datasheet is showing the maximum start-up time, which must include the case where the delay is based on VDD_CORE being valid.

D-Note :-
XO should be grounded when external oscillator is used
Refer SOC data sheet


D-Note :-
Connect the 25 MHz crystal directly to the SOC Xi and Xo pins (No Series or parallel resistors are recommended). The internal oscillator implements AGC (Automatic Gain Control) for amplitude control
Match the SOC and the EPHY crystal specs

SOC-MCU HEADER



D-Note :-
Any SoC IO that has a trace connected but not being driven actively needs to be connected to an external pull.
When adding pull is not feasible, ensure the traces are routed away from noisy signals

SOC - MCU_UART0 MUX



OEn	SEL	INPUT/OUTPUT An	
L	L (DEFAULT)	An=nB1	SOC - FT4232
L	H	An=nB2	SOC - MCU HEADER

Designed for TI by Mistral Solutions Pvt Ltd



Title MCU HEADER



Size C PROC142A1(002)

Rev A1


Date: Monday, May 27, 2024

Sheet 34 of 44

USB0 TYPE-C DRP



POWER RAIL LEDS



Designed for TI by Mistral Solutions Pvt Ltd



Title USB0 TYPE-C DRP


Size C PROC142A1(002)

Date: Monday, May 27, 2024

Sheet 35 of 44

Rev A1



USB1 - USB 2.0 TYPE-A



D-Note:- VBUS connection is optional for Host configuration

D-Note:- Refer USB VBUS Design Guidelines section of SoC data sheet

D-Note:- Refer USB VBUS Design Guidelines section of SoC data sheet



Designed for TI by Mistral Solutions Pvt Ltd



Title USB1 TYPE-A




Size C PROC142A1(002)

Date: Monday, May 27, 2024




Sheet 36 of 44

Rev A1

OLDI DISPLAY INTERFACE



SoC UART1 FET SWITCH & BUFFER



DIR=H : A ->B
DIR=L : B ->A

OEn	SEL	INPUT/OUTPUT An	
L	H (DEFAULT)	An=nB2	FT4232
L	L	An=nB1	USER EXPANSION CONNECTOR

Designed for TI by Mistral Solutions Pvt Ltd



Title OLDI DISPLAY INTERFACE

Size C PROC142A1(002)



Date: Monday, May 27, 2024

Sheet 37 of 44


Rev A1

CSI INTERFACE

CSI CAMERA HEADER



USER TEST LEDS





Designed for TI by Mistral Solutions Pvt Ltd




Title			CSI INTERFACE & USER TEST LEDS		
Size	PROC142A1(002)				Rev
	C				A1
Date:		Monday, May 27, 2024		Sheet	38 of 44

IO EXPANDERS



MCASP1 FET SWITCH & BUFFER




OEn	SEL	INPUT/OUTPUT	
		An=nB2	An
L	H (DEFAULT)	An=nB2	MCASP1 - CODEC
L	L	An=nB1	MCASP1 - HDMI

Designed for TI by Mistral Solutions Pvt Ltd




Title		IO EXPANDER	
Size	PROC142A1(002)		Rev
	C		A1
Date:		Monday, May 27, 2024	Sheet 39 of 44

AUDIO CODEC




AUDIO CODEC RESET

D-Note:-
Add a series resistor to the GPIO
input for isolation or testing
Refer SK-AM62P-LP schematics



CODEC I2C ADDRESS SELECTION

MFP0	MFP1	Device Address
0	0	0x18
0	1	0x19
1	0	0x1A
1	1	0x1B



Designed for TI by Mistral Solutions Pvt Ltd



Title	AUDIO CODEC
-------	-------------

Size	PROC142A1(002)
C	


Date: Monday, May 27, 2024

Sheet 40 of 44


Rev
A1

HDMI INTERFACE


R-Note :-
Verify the implementation with
the device manufacturer



D-Note:-
Add bulk caps



HDMI CONNECTOR



Designed for TI by Mistral Solutions Pvt Ltd



Title HDMI INTERFACE


Size PROC142A1(002)

Date: Monday, May 27, 2024


Rev A1

Sheet 41 of 44



SOC - GENERAL




OSCILLATOR



SOC - RESET



MCU POWER ON RESET



Designed for TI by Mistral Solutions Pvt Ltd



Title OSCILLATOR

Size PROC142A1(002)


Date: Monday, May 27, 2024

Sheet 42 of 44

Rev A1


EXTERNAL RESET INPUT AND SCHMITT TRIGGER DEBOUNCE LOGIC

MCU WARM RESET





D-Note:-
LVCMOS inputs have slew rate specifications
Schmitt trigger is used for the slow ramp
pushbutton RC connected to the SoC warm
reset inputs
This is recommended when push button or RC is used.



DEBOUNCE CIRCUIT



SOC WARM RESET



USER INTERRUPT



Designed for TI by Mistral Solutions Pvt Ltd




Title		RESET	
Size	PROC142A1(002)		Rev
	C		A1
Date:	Monday, May 27, 2024	Sheet	43 of 44

MOUNTING HARDWARE


ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

BARE PCB



LOGOS



LABELS

Board Serial No.

Assembly Revision



STANDOFF,SCREW & WASHER FOR PCIe M.2



FIDUCIALS



ORDERABLE PART NO



Oderable Part Number	
Variant	Label Text
001	SK-AM62-P1
002	SK-AM62B-P1

R-Note:-
Refer STRAP CONFIGURATION OF ETHERNET PHYS
page from SK-AM64B schematics

Designed for TI by Mistral Solutions Pvt Ltd



Title HARDWARE SCHEMATICS

Size C
PROC142A1(002)

Rev A1

Date: Monday, May 27, 2024 Sheet 44 of 44