

# J784S4X Evaluation Board

## TABLE OF CONTENTS

REV	E4
VER	4.6


PAGE	CONTENTS	PAGE	CONTENTS	PAGE	CONTENTS
01	TABLE OF CONTENTS	35	HYPERLINK & CSI CONNECTOR	69	ADC, RTC, I3C, APPLE AUTH
02	REVISION HISTORY #1	36	GESI CONNECTOR	70	x1LANE PCIe CONN
03	REVISION HISTORY #2	37	CSI EXPANSION CONNECTOR	71	x4LANE PCIe CONN
04	BLOCK DIAGRAM	38	ENET_EXPANSION_CONN	72	BOOT MODE BUFFER & SWITCHES
05	POWER FLOW DIAGRAM	39	SERDES CLOCK GENERATOR #1	73	TEST AUTOMATION HEADER
06	POWER SEQUENCE	40	SERDES CLOCK GENERATOR #2	74	OVER VOLTAGE PROTECTION CKT
07	PDN	41	PERIPHERAL CLOCK GENERATOR	75	POWER SUPPLY #1
08	I2C TREE	42	RESET BUTTONS	76	POWER SUPPLY #2
09	I2C Address table	43	RESET INPUTS	77	POWER SUPPLY #3
10	GPIO MAPPING TABLE	44	RESET OUTPUTS	78	POWER SUPPLY #4
11	SOC: CSI & DSI INTERFACES	45	GPIO EXPANDERS	79	PMIC SUPPORT CIRCUIT
12	SOC: SERDES0 INTERFACE	46	SPI NOR FLASH	80	EXTERNAL POWER MEASUREMENT
13	SOC: SERDES1,2 & 4 INTERFACE	47	MICRO SD CARD INTERFACE	81	SOC CURRENT SENSE
14	SOC: DDR0 - LPDDR4 INTERFACE	48	eMMC FLASH	82	PERIPHERAL CURRENT SENSE
15	SOC: DDR2 - LPDDR4 INTERFACE	49	UFS FLASH	83	CURRENT MONITORS #1
16	SOC: DDR1 - LPDDR4 INTERFACE	50	EEPROM	84	CURRENT MONITORS #2
17	SOC: DDR3 - LPDDR4 INTERFACE	51	DUAL PORT FTDI	85	CURRENT MONITORS#1 -INA231
18	SOC: MCU FLASH	52	QUAD PORT FTDI	86	CURRENT MONITORS#2 -INA231
19	OSPI & ONAND INTERFACE	53	XDS110 DEBUGGER	87	SI_SIMULATION_COUPON_BD
20	SOC: MCU & MAIN GENERAL IOS & CLKS	54	JTAG MIPI 60 CONN	88	HARDWARE SCHEMATICS
21	GENERAL	55	LIN TRANSCEIVER		
22	SOC: GENERAL & USB	56	CAN TRANSCEIVERS #1		
23	SOC: MCU RGMII, MMC & ADC	57	CAN TRANSCEIVERS #2		
24	SOC: JTAG & DEBUG	58	CAN TRANSCEIVERS #3		
25	SOC: USB	59	USB HUB		
26	SOC: ANALOG POWER 1	60	USB 2.0 TYPE-A CONN		
27	SOC: IO POWER 2	61	USB TYPE C 3.1		
28	SOC: DIGITAL POWER	62	MCU GB ETHERNET		
29	SOC: GROUND & KELVIN SENSING	63	RGMII1		
30	PMIC A	64	AUDIO I/F CODEC		
31	HCPS A	65	AUDIO I/F- STEREO MIC #1		
32	HCPS B	66	AUDIO I/F - LINE OUT		
33	SOC LDOS & LOAD SWITCHES	67	DSI TO eDP BRIDGE		
34	SVS MONITOR	68	DISPLAY PORT INTERFACE		

REVISION HISTORY #1


	VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
E2	2.7	05 APR 2022	Updates shared by TI for REV E2 is done Fix for VSYS_IO_1V8 rail is updated	Mistral Design Team		
	2.8	20 APR 2022	Updated PDN SCH notes (purple font) on pgs: 26-28, 30-33, 79, 80 Updated SoC Analog SCH pg 26 filtering component values	TI		
	2.9	21 APR 2022	Updated PMIC SCH pg 30 format & power inductor values optmzd for Fsw = 4.4MHz per IPM sim results Ref clock for PCIe x2L set to SOC clock by default	Mistral Design Team		
	3.0	26 APR 2022	Updated for PCIe ref clock connection DNI'd termination for QSGMII ref clock Minor PDN SCH pg updates	Mistral Design Team		
	3.1	27 APR 2022	Updated resistor R1292 and R1293	Mistral Design Team		
E2A	3.2	20 JUN 2022	Added note for updated VCC_12V0 Enable supply DNI'd U29 and U159 (I2C buffers connected to XDS ) to avoid leakage on VCC3V3_XDS Updated "EVM Bd Setting & Leo NVM Default" Table	Mistral Design Team		
	3.3	30 JUN 2022	DNI'd resistors R659 and R1122 DNI'd U29 and U159 (I2C buffers connected to XDS ) to avoid leakage on VCC3V3_XDS	Mistral Design Team		
E3	3.4	06 JUL 2022	Updated sedres0 and serdes1 reference clock Changed R617 and R700 to 3k Changed VCC_12V0 enable to VSYS_3V3 Changed SW2 pin 8 pull up supply to VSYS_3V3	Mistral Design Team		
	3.5	12 JUL 2022	Updated VMON supplies connected to the SVS A and B as per PDN ver0.14d Updated sedres0 and serdes1 reference clock resistor option	Mistral Design Team		
	3.6	13 JUL 2022	Netname updated to XDS110_BUF_SELn Removed capacitor C748,C757 Updated I2C buffers used for PM_I2C connected to XDS110 to SN74CB3Q312 Provided ressitior option for VCC_12V0 buck enable supply. Enable from VSYS_IO_3V3 by default	Mistral Design Team		
	3.7	19 JUL 2022	Updated for TI review comments Changed TP166 and TP177 to TP20_SMD	Mistral Design Team		
	3.8	20 JUL 2022	Updated for TI review comments	Mistral Design Team		
	3.9	21 JUL 2022	Updated SVS part number to PPS389006004NRTERQ1	Mistral Design Team		
	4.0	26 JUL 2022	Updated PDN Updated VDD_SD_DV Enable logic DNI'd R271 and R1063	Mistral Design Team		
	4.1	29 JUL 2022	DNI'd reserved current monitors for CORE,CPU_AVS and DDR rails	Mistral Design Team		
	4.2	1 AUG 2022	DNI'd SVS monitor IC's U87 and U89	Mistral Design Team		
	4.3	9 AUG 2022	INA231 IC's are made as populate and INA226 IC's as DNI	Mistral Design Team		
	4.4	12 AUG 2022	DNI'd resistor R752 Added thermal accessories to schematic hardware page	Mistral Design Team		
	4.5	12 SEP 2022	Few SoC deCaps were replaced with GCM Series murata caps 16GB eMMC is replaced with 32GB part with MFR# MTFC32GAZAQHD-AAT C1042, C901, C1018 were replaced with 4.7uF,4V,0402 cap(GCM155D70G475ME36)	Mistral Design Team		
E4	4.6	09 NOV 2022	Replaced FL194 and FL151 with BLM31KN121SN1(4A @ 125C, Zpk = 120ohm @ 100MHz) to reduce the IR drop<1%.  Enable to VDD_DDR_1V8 is derived from discrete fet and logic Added 6x new 100uF, 1210 caps on VDD_CPU Added 9x new 100uF, 1210 caps on VDD_CORE	Mistral Design Team	TI	TI

REVISION HISTORY #2


## BLOCK DIAGRAM



## POWER FLOW DIAGRAM



## POWER SEQUENCE





# PDN

### J784S4 EVM Leo + 2x High-Current Pwr Stages(HCPS) PDN-3A

(All SoC PN variants: TDA4AP/VP/AH/VH)

(Power Rail & GPIO Mapping Overview)

### **Features Supported (EVM Max Features):**

1. SoC performance: Max 2.0GHz clock with SERDES interfaces operational
2. Functional Safety: ASIL-D capable sys w/ isolated Main & MCU power rails (supply FF)
3. 4x SDRAMs: 32Gb, 4-Die, 32b, 4266MT/s, LPDDR4 mode
4. Boot & Mass Flash: Octal SPI or Hyperflash & eMMC, UFS
5. Signaling Levels: MCU & Main Dual VIO
6. Low power modes:


- a. Compliant high-speed SD Card (needs 1 indep pwr rail & 1 VIO cntrl signal & discrete

- LDO needs  $V_{in} = 5V$ )

- b. Compliant USB 2.0 data eye (needs 5V, 1 indep pwr rail & discrete LDO needs V

- c. HS SoC Erase programming on-board (needs 1 indep pwr rail & 1 ctrl signal)

- a. MCU Island/Only with Dual VIO (needs 4 indep pwr rails & 1 cntrl signal min)
- b. MCU GPIO Retention (needs 2 indep pwr rails & 1 cntrl signal min)
- c. DDR Retention/S2R (needs 1 add'l indep pwr rail & 1 cntrl signal min)



<h2 style="text-align: center;">Modular PDNs Support Flexible Feature Sets</h2>		
Feature Requirements	Power Resource & Power-Rail Removability	New Supply Mappings
HS-CPU/FPU/Processing	Disconnect LDO VDD_1P0V_1P0V	Sic_VDD0 → No Connects
Compliant, USB 2.0 data only	Disconnect LDO VDDA_1P0V_1P0V VDDA_1P0V_1P0V	Sic_VDD0_1P0V_USB → Filtered VDD_1P0V
Compliant, High-Speed SD Card	Disconnect LDO VDD_1P0V_1P0V	Sic_VDD0VDD0 → VDD_1P0V_1P0V or VDD_1P0V_1P0V
DDR Retention (no power mode)	Disconnect LDO VDD_1P0V_1P0V	LPODR0_VDD0 → VDD_1P0V_1P0V
MCU GPIO Retention (no power mode)	Disconnect LDO VDD_MCUI_1P0V_1P0V	Isolated MCUI & Main PDN Schemes: Sic_VDD0VDD0_MCUI → VDD_MCUI_1P0V
		Grouped MCUI & Main PDN Schemes: Sic_VDD0VDD0_MCUI → VDD_CORE_1P0V
	Disconnect IDRV VDD_MCUI_1P0V_1P0V	Isolated MCUI & Main PDN Schemes: Sic_VDD0VDD0_MCUI → VDD_MCUI_1P0V or VDD_MCUI_1P0V
		Grouped MCUI & Main PDN Schemes: Sic_VDD0VDD0_MCUI → VDD_1P0V or VDD_1P0V
Main GPIO Retention (no power mode)	Disconnect TPS VDD_1P0V_1P0V	PMIC: GPIO_12 pulled up to VCCA_1P0V Sic_VDD0_1P0V → VDD_1P0V_1P0V
	Disconnect IDRV VDD_1P0V_1P0V	Sic_VDD0VDD0 → VDD_1P0V_1P0V or VDD_1P0V_1P0V
	Disconnect TPS	PMIC: GPIO_12 pulled up to VCCA_1P0V

SoC Input Supply to Power Rail Grouping to PDN Low Power Mode Features									
PDN Features	VDD_MCU_0V85	VDD_CORE_0V8	VDD_MCU0_1V3	Isolated MCU & Main PDN Power Rails					
	VDD_MCU_0V85	VDD_CORE_0V8	VDD_MCU0_1V3	VDD_IO_1V8	VDD_IO_1V3	VDD1_DDR_1V8	VDD_GPIORET_1V8	VDD_GPIORET_1V3	
Standard Operation & MCU Only	vdd_mcu vddr_mcu	vdd_core vddr_core	vddhw0_mcu vddhw0_mcu	vddr_rmm0 DDR_vdd1	vddhw0 vddhw2				
CDR Retention	vdd_mcu vddr_mcu	vdd_core vddr_core	vddhw0_mcu vddhw2_mcu	vddr_rmm0	vddhw0 vddhw2		DDR_vdd1		
GPO Retention-MCU & Main	vdd_mcu vddr_mcu	vdd_core vddr_core	vddhw2_mcu	VDD1_vdd1	vddhw0		vddr_mcu_wake1 vddr_mcu	vddhw0_mcu vddhw2	
GPO Retention-MCU	vdd_mcu vddr_mcu	vdd_core vddr_core	vddhw2_mcu	VDD1_vdd1	vddhw0 vddhw2		vddr_mcu_wake1	vddhw0_mcu	
GPO Retention-Main	vdd_mcu vddr_mcu	vdd_core vddr_core	vddhw0_mcu vddhw2_mcu	VDD1_vdd1	vddhw0		vddr_mcu_wake0	vddhw2	

Notes:

- 1) Power rail names shown in "ALL CAPITAL LETTERS"
- 2) SoC Input supplies shown in "all lower case letters"

**Notes:**

- 1) Power rail names shown in "ALL CAPITAL LETTERS"
- 2) SoC input supplies shown in "all lower case letters."

Project :

## J7 EVM



PDN

PROC141.001 I784S4YG01EVM


Friday, May 05, 2023

Sheet 7 of 88

R

E

I2C TREE






I2C TABLE

Board	Interface name	Part#	Address	J7AHP Port mapping
EVM	Board ID EEPROM	CAV24C256WE-GT3	0x50	WKUP_I2C0
EXP/QSGMII -1	Board ID EEPROM	CAT24C256WI-GT3	0x54	
EXP/QSGMII -2	Board ID EEPROM	CAT24C256WI-GT3	0x51	
EXP/GESI	Board ID EEPROM	CAT24C256W	0x52	
EVM	PMICs	PMIC A: TPS659413	PMIC A: 0x48, 0x49, 0x4A & 0x4B	
EVM	Tulip - VDD_CPU_AVS Regulator	TPS62873	0x40	
EVM	Tulip - VDD_CORE_OV8 Regulator	TPS62873	0X43	
EVM	MAIN SVS Monitor	PPS38900603NRTERQ1	0X30	
EVM	MCU SVS Monitor	PPS38900603NRTERQ1	0X31	
EVM	Temperature Sensors	TMP100NA/3K	0x48, 0x49	MCU_I2C0
EVM	Boot EEPROM	AT24CM01	0x50, 0x51	
EVM	I2C Switch for PCIe	TCA9543APWR	0x70	Main I2C0
EVM	RTC Clock	MCP79410-I/SN	0x57,0x6F	
EVM	SerDes Clock gen #1 Optional	CDCI6214	Optional	
EVM	SerDes Clock gen #2	CDCI6214	0x77,0x76	
EVM	Pheriphal Clock Gen	CDCEL937-Q1	0x6D	
EVM	16bit I2C GPIO EXPANDER1	TCA6424ARGJR	0x20	
EVM	24bit I2C GPIO EXPANDER2	TCA6424ARGJR	0x22	
EVM	8 bit I2C GPIO Expander4	TCA6408ARGTR	0x20	Main I2C4
EVM	DSI TO eDP BRIDGE	SN65DSI86IPAPQ1	0x2C	
EVM	DSI FPC Connector	<connector interface>		
EVM	I2C Switch for Automation header		0x22	Main I2C1
EVM	Current Monitors and Header		0x40 to 0x4F	
EVM	8bit GPIO Expander3	TCA6408ARGTR	0x20	Main I2C3
EVM	AUDIO IF Codec	PCM3168A-Q1	0x44	
EXP	8bit GPIO Expander5	TCA6408ARGTR	0x20	Main I2C5
EXP/CSI-FUSION2	Board ID EEPROM (Fusion2 Serial Capture)	CAT24C256W	0x52	
EXP/CSI-FUSION2	FPD-Link IV De-Serializer #1 (FPD to CSI)	UB9702	0x3D	
EXP/CSI-FUSION2	FPD-Link IV De-Serializer #2 (FPD to CSI)	UB9702	0x30	
EXP/CSI-FUSION2	FPD-Link IV De-Serializer #2 (FPD to CSI)	UB9702	0x32	
EXP/CSI-FUSION2	CSI to FPD Link IV Serializer 971	UB971	0x18	


GPIO EXPANDER MAP/TABLE

J7AHP EVM - GPIO Mapping Table						
WKUP Domain						
Net name	Package Signal Name	GPIO Number	Input/Output	Default	State	Remarks
EN_EFUSE_VPP	WKUP_GPIO0_54	WKUP_GPIO0_54	Output	BOOTMODE	Active High	VPP_EFUSE LDO enable
BOOT_EEPROM_WP	WKUP_GPIO0_1	WKUP_GPIO0_1	Output	BOOTMODE	Active High	Boot EEPROM Write protect
MCU_CAN1_STB	WKUP_GPIO0_2	WKUP_GPIO0_2	Output	BOOTMODE	Active High	MCU_CAN1 Standby
GPIO_MCU_RGMII1_RST#	WKUP_GPIO0_56	WKUP_GPIO0_56	Output	BOOTMODE	Active low	MCU_RGMII1_Reset
SYS_IRQz	WKUP_GPIO0_7	WKUP_GPIO0_7	Input	PU	Active low	Push-button Interrupt, User Defined/Wake S2R ('0>1' - interrupt pending, '1' - normal operation)
OSPI/HYPER_MUX_SEL	WKUP_GPIO0_6	WKUP_GPIO0_6	Output	DIP_SEL	NA	Flash Memory Selection ('0' - OSPI0, '1' - OCTAL NAND)
PMIC_MCU_INT# / H_MCU_INT#	MCU_OSP11_CSN1	WKUP_GPIO0_39	Input	PU	Active low	Interrupt from PMIC
MCU_RGMII1_INT#	WKUP_GPIO0_3	WKUP_GPIO0_3	Input	PU	Active Low	MCU Ethernet Interrupt ('0' - interrupt pending, '1' - no interrupt)
SYS_MCU_PWRDN	MCU_SPI0_D0	WKUP_GPIO0_55	Output	BOOTMODE	Active low	System Power Down ('0' - normal operation, '1' - system power down)
MCU_CAN0_STBz	MCU_SPI0_D1	WKUP_GPIO0_69	Output	BOOTMODE	Active low	MCU_CAN0 Standby
LSM6DSOX_INT/LSM6DSRX_INT	WKUP_GPIO0_57	WKUP_GPIO0_57	Input	BOOTMODE	NA	Interupt from I3C Gyroscope sensor(*LSM6DSRX)
PM_I2C_SEL	WKUP_GPIO0_66	WKUP_GPIO0_66	Output	BOOTMODE	Active High	PM_I2C Mux selection. ('0' - SOC_I2C2_SCL/SDA -> PM1_SCL/SDA, '1' - SOC_I2C2_SCL/SDA -> PM2_SCL/SDA)
USBC_DIR_SOC	MCU_OSP10_CSN1	WKUP_GPIO0_28	Input	PU	Active High	USB C direction pin
ENET1_EXP_INTB	MCU_ADC1_AIN5	WKUP_GPIO0_84	Output	PU	Active low	ENET expansion 1 Interrupt signal
ENET2_EXP_INTB	MCU_ADC1_AIN6	WKUP_GPIO0_85	Output	PU	Active Low	ENET expansion 2 Interrupt signal
I2C0_IOEXP_INT#	MCU_ADC1_AIN7	WKUP_GPIO0_86	Output	PU	Active Low	I2C0 IO expander interrupt signal
CANIO_RET_WAKE	MCU_SPI0_CS0	WKUP_GPIO0_70	Input	PU	NA	Push-button wake signal
Main Domain						
MAIN_RET_WAKE	GPIO0_11	GPIO0_11	Input	PU	NA	Push-button wake signal
HYP1_RXFLCLK_MUX	MCASP0_AXR2	GPIO0_13	Input	PU	Active Low	I2C5 IO expander interrupt. Muxed with trace and Hyperlink signals
SEL_SDIO_3V3_1V8n	MCAN15_RX	GPIO0_8	Output	NA	Active low	SW controls & transition Sd card to high speed 1.8V signaling if card type supports
CSI2_EXP_A_GPIO2(MCASP4_AXR1/T	MCAN0_RX	GPIO0_26	I/O	NA	NA	CSI2 Expansion Board Specific.
RC_DATA16_MUX)						Muxed with trace and Hyperlink signals
CSI2_EXP_A_GPIO4(MCASP4_AXR3/T	MCAN1_RX	GPIO0_28	I/O	NA	NA	CSI2 Expansion Board Specific.
RC_DATA5_MUX)						Muxed with trace and Hyperlink signals
TRC_DATA0_MUX	MCAN13_TX	GPIO0_3	Input	PU	NA	Interrupt signal from DSI to eDP bridge
SOC_GPIO0_21_MUX	MCASP2_ACLKX	GPIO0_21	Input	PU	Active Low	RGMII1 INT signal
GPIO Expander - 1 Part# TCA6424ARGJR						
I2C0/0x20	P00	PCIE1_2L_MODE_SEL	Input	DIP_SEL	NA	PCIE1 4-Lane Mode Select ('0' - Root Complex, '1' - End Point)
	P01	PCIE1_4L_PERSTz	Input	PD	Active low	PCIE1 4-Lane Bus Reset ('0' - device reset, '1' - normal operation)
	P02	PCIE1_2L_RC_RSTz	Output	PD	Active low	PCIE1 4-Lane RC Reset Control ('0' - device reset, '1' - normal operation)
	P03	PCIE1_2L_EP_RST_EN	Output	PD	Active low	PCIE1 4-Lane EP Reset Enable ('0' - PERSTz isolated from PORz, '1' PERSTz connected to PORz)
	P04	PCIE0_4L_MODE_SEL	Input	DIP_SEL	NA	PCIE0 2-Lane Mode Select ('0' - Root Complex, '1' - End Point)
	P05	PCIE0_4L_PERSTz	Input	PD	Active low	PCIE0 2-Lane Bus Reset ('0' - device reset, '1' - normal operation)
	P06	PCIE0_4L_RC_RSTz	Output	PD	Active low	PCIE0 2-Lane RC Reset Control ('0' - device reset, '1' - normal operation)
	P07	PCIE0_4L_EP_RST_EN	Output	PD	Active low	PCIE0 2-Lane EP Reset Enable ('0' - PERSTz isolated from PORz, '1' PERSTz connected to PORz)
	P10	PCIE1_4L_PRSTNT#	Input	PU	Active High	PCIE1 4-Lane Hot Plug/Card Detect ('0' - PCIe Card Detected, '1' - no card detected)
	P11	PCIE0_4L_PRSTNT#	Input	PU	Active High	PCIE0 2-Lane Hot Plug/Card Detect ('0' - PCIe Card Detected, '1' - no card detected)
	P12	CDCI1_OE1/OE4	Output	PU	Active High	PCIE 2L Reference Clock Enable ('0 - clock disabled, '1' - clock enabled)
	P13	CDCI1_OE2/OE3	Output	PU	Active High	PCIE 1L Reference Clock Enable ('0 - clock disabled, '1' - clock enabled)
	P14	AUDIO_MUX_SEL	Output	PU	Active High	Mux select for McASP and trace signals
	P15	EXP_MUX2	Output	NA	NA	Expansion Board Mux control1
	P16	EXP_MUX3	Output	NA	NA	Expansion Board Mux control1
	P17	GESI_EXP_PHY_RSTz	Output	PU	Active High	GESI - MDIO_MDC_SEL1
						EXP_RSTz - Terminated with Test point
GPIO Expander - 2 Part# TCA6424ARGJR						
I2C0/0x22	P00	R_GPIO_RGMII1_RST	Output	PU	Active low	Routed to INFO/GESI expansion connector.
	P01	ENET2_I2CMUX_SEL	Output	PD	NA	GESI - Used for GPIO_PRG0_RGMII1_RST; INFO - Not used
	P02	GPIO_USD_PWR_EN	Output	PU	Active High	Signal Mux Control ('0' - No Connect , '1' - I2C0)
	P03	USBC_PWR_EN	Output	PU	Active High	MicroSD Card Power Enable ('0' - power off, '1' - power on)
	P04	USBC_MODE_SEL1	Output	DIP_SEL	NA	USB-TypeC VBUS Controller Power Enable ('0' - power off, '1' - power on)
	P05	USBC_MODE_SEL0	Output	DIP_SEL	NA	USB-Type C Mode Select
	P06	GPIO_LIN_EN	Output	PD	Active High	USBC_MODE_SEL[1:0]: '00' = DFP, '01' = DRP, '1x' = UFP
	P07	R_CAN_STB	Output	PU	Active High	LIN transceiver enable
	P10	CTRL_PM_I2C_OE#	Output	PD	Active High	Standby signals for On BOARD and GESI CAN Transceiver
	P11	ENET2_EXP_PWRDN	Output	PU	Active low	Gate drive for enable signal of PM I2C mux select
	P12	ENET2_EXP_SPARE2	Input	NA	NA	Ethernet Expansion2 PHY Powerdown ('0' - normal operation, '1' - device power down)
	P13	CDCI2_RSTZ	Output	PU	Active low	Ethernet Expansion2 Spare2 ('0' - not defined, '1' - not defined)
	P14	USB2.0_MUX_SEL	Output	PD	Active High	Peripheral Clock Generator ('0' - device reset, '1' - normal operation)
	P15	CANUART_MUX_SELO	Output	PD	Active High	Signal Mux Control ('0' - USB, '1' - USB Hub)
	P16	CANUART_MUX2_SEL1	Output	PU	Active High	Select line forboth the CANUART MUX
	P17	CANUART_MUX1_SEL1	Output	PU	Active High	Select line for CANUART MUX2
	P20	ENET1_EXP_PWRDN	Output	PU	Active High	Select line for CANUART MUX1
	P21	ENET1_EXP_RESETz	Output	PD	Active low	Ethernet Expansion1 PHY Powerdown ('0' - normal operation, '1' - device power down)
	P22	ENET1_I2CMUX_SEL	Input	PD	NA	Ethernet Expansion1 Reset ('0' - device reset, '1' - normal operation)
	P23	ENET1_EXP_SPARE2	Input	NA	NA	Signal Mux Control ('0' - No Connect , '1' - I2C0)
	P24	ENET2_EXP_RESETz	Output	PD	Active low	Ethernet Expansion1 Spare2 ('0' - not defined, '1' - not defined)
	P25	USER_INPUT1	Input	DIP_SEL	NA	Ethernet Expansion2 Reset ('0' - device reset, '1' - normal operation)
	P26	USER_LED1	Output	PD	Active High	User Dip Switch Input1 ('0' - User Define, '1' - User Define)
	P27	USER_LED2	Output	PD	Active High	User LED1 Enable ('1' - LED Off, '0' - LED On)
						User LED2 Enable ('1' - LED Off, '0' - LED On)
GPIO Expander - 3 Part# TCA6408ARGTR						
I2C3/0x20	P0	CODEC_RSTZ	Output	PD	Active low	Audio Codec Reset ('0' - device reset, '1' - normal operation)
	P1	CODEC_SPARE1	NA	UNUSED	NA	Not used (test point)
GPIO Expander - 4 Part# TCA6408ARGTR						
I2C40x20	P0	DP0_PWR_SW_EN	Output	PD	Active High	DisplayPort0 Power Enable ('0' - power off, '1' - power on)
	P1	DP1_PWR_SW_EN	Output	PD	Active High	DisplayPort1 Power Enable ('0' - power off, '1' - power on)
	P2	GPIO_eDP_ENABLE	Output		Active High	DSI to eDP bridge enable
GPIO Expander - 5 Part# TCA6408ARGTR						
I2C5/0x20	P0	CSI2_EXP_RSTZ	Output	PD	Active low	CSI2 Expansion Interface Reset ('0' - device reset, '1' - normal operation)
	P1	CSI2_EXP_A_GPIO0	IO	NA	NA	CSI2 Expansion Board Specific.
	P2	CSI2_EXP_A_GPIO1	IO	NA	NA	CSI2 Expansion Board Specific.
	P3	CSI2_EXP_A_GPIO3	IO	NA	NA	CSI2 Expansion Board Specific.
	P4	CSI2_EXP_B_GPIO1	IO	NA	NA	CSI2 Expansion Board Specific.
	P5	CSI2_EXP_B_GPIO2	IO	NA	NA	CSI2 Expansion Board Specific.
	P6	CSI2_EXP_B_GPIO3	IO	NA	NA	CSI2 Expansion Board Specific.
	P7	CSI2_EXP_B_GPIO4	IO	NA	NA	CSI2 Expansion Board Specific.

DSI



CSI



Project :

J7 EVM



Title  
CSI & DSI INTERFACE

Size  
C PROC141 001 J78454XG01EVM

Rev

E4


Date: Friday, May 05, 2023

Sheet 11 of 88

# SERDES0

Dedicated 2L to PCIe4L connector, x2L  
will be resistor muxed with USBC  
Default connected to USBC

Note: ATB pins to  
be left unconnected



U59M

**SERDES0**  
(VDDA\_0P8\_SERDES)  
(VDDA\_0P8\_SERDES\_C)  
(VDDA\_1P8\_SERDES)

SERDES0\_TX0\_P  
SERDES0\_TX0\_N  
SERDES0\_RX0\_P  
SERDES0\_RX0\_N  
SERDES0\_TX1\_P  
SERDES0\_TX1\_N  
SERDES0\_RX1\_P  
SERDES0\_RX1\_N  
SERDES0\_TX2\_P  
SERDES0\_TX2\_N  
SERDES0\_RX2\_P  
SERDES0\_RX2\_N  
SERDES0\_TX3\_P  
SERDES0\_TX3\_N  
SERDES0\_RX3\_P  
SERDES0\_RX3\_N  
SERDES0\_REFCLK\_P  
SERDES0\_REFCLK\_N  
PCIE\_REFCLK1\_P\_OUT  
PCIE\_REFCLK1\_N\_OUT  
PCIE\_REFCLK3\_P\_OUT  
PCIE\_REFCLK3\_N\_OUT

General PN: J78454  
SR1.0  
Symbol: v1.1  
BGA Map: v1.0  
TDA4xx DM: v<td>


XJ784S4GAALY

AT8 C PCIE1/HYP0 TX0 P  
AT7 C PCIE1/HYP0 TX0 N  
AR9  
AR8  
AP11  
AP10  
AT11  
AT10  
AV10  
AV9  
AR12 SERDES0\_RX2\_P  
AR11 SERDES0\_RX2\_N  
AV13 SERDES0\_TX3\_P  
AV12 SERDES0\_TX3\_N  
AU12 SERDES0\_RX3\_P  
AU11 SERDES0\_RX3\_N  
AU8 R SOC\_SERDES0\_REFCLK\_P  
AU9 R SOC\_SERDES0\_REFCLK\_N  
AN9 PCIE\_REFCLK0\_OUT\_P  
AN8 PCIE\_REFCLK0\_OUT\_N  
AP8 PCIE\_REFCLK3\_OUT\_P  
AP7 PCIE\_REFCLK3\_OUT\_N

C689 0.22uF 6.3V  
C690 0.22uF 6.3V  
C687 0.22uF 6.3V  
C688 0.22uF 6.3V  
C694 DNI 6.3V  
C695 DNI 6.3V  
C697 0.22uF 6.3V  
C696 0.22uF 6.3V  
C679 DNI 6.3V  
C680 DNI 6.3V  
C683 0.22uF 6.3V  
C684 0.22uF 6.3V  
R900 DNI  
R899 DNI  
R906 0E  
R905 0E  
R896 49.9E\_1%  
R895 49.9E\_1%  
R886 DNI  
R885 DNI  
R892 0E  
R891 0E  
R868 DNI  
R867 DNI  
R877 0E  
R876 0E

SOC\_SERDES0\_REFCLK\_P (70)  
SOC\_SERDES0\_REFCLK\_N (70)  
USBC\_SS\_TX1\_P (61)  
USBC\_SS\_TX1\_N (61)  
USBC\_SS\_RX1\_P (61)  
USBC\_SS\_RX1\_N (61)  
USBC\_SS\_TX2\_P (61)  
USBC\_SS\_TX2\_N (61)  
USBC\_SS\_RX2\_P (61)  
USBC\_SS\_RX2\_N (61)  
PCIE1/HYP0\_TX0\_P (71)  
PCIE1/HYP0\_TX0\_N (71)  
PCIE1/HYP0\_RX0\_P (71)  
PCIE1/HYP0\_RX0\_N (71)  
PCIE1/HYP0\_TX1\_P (71)  
PCIE1/HYP0\_TX1\_N (71)  
PCIE1/HYP0\_RX1\_P (71)  
PCIE1/HYP0\_RX1\_N (71)  
PCIE1/HYP0\_TX2\_P (71)  
PCIE1/HYP0\_TX2\_N (71)  
PCIE1/HYP0\_RX2\_P (71)  
PCIE1/HYP0\_RX2\_N (71)  
PCIE1/HYP0\_TX3\_P (71)  
PCIE1/HYP0\_TX3\_N (71)  
PCIE1/HYP0\_RX3\_P (71)  
PCIE1/HYP0\_RX3\_N (71)

Note: ATB pins to  
be left unconnected



U59S

**Display Port**  
(VDDA\_1P8\_SERDES2\_4)

DP0\_AUX\_P  
DP0\_AUX\_N  
General PN: J78454  
SR1.0  
Symbol: v1.1  
BGA Map: v1.0  
TDA4xx DM: v<td>


XJ784S4GAALY

AP23 C DP0\_AUX\_P C51 0.22uF 6.3V  
AP22 C DP0\_AUX\_N C52 0.22uF 6.3V

DP0\_AUX\_P (68)  
DP0\_AUX\_N (68)

# SERDES1

Note: ATB pins to be left unconnected



U59W

## SERDES1

(VDDA\_OP8\_SERDES)  
(VDDA\_OP8\_SERDES\_C)  
(VDDA\_1P8\_SERDES)

RSVD\_AM9

RSVD\_AL11

SERDES1\_REXT

General PN: J78454  
SR1.0  
Symbol: v1.1

BGA Map: v1.0  
TDA4xx DM: v<tbdb>


XJ78454GAALY

SERDES1\_TX0\_P  
SERDES1\_TX0\_N  
SERDES1\_RX0\_P  
SERDES1\_RX0\_N  
SERDES1\_TX1\_P  
SERDES1\_TX1\_N  
SERDES1\_RX1\_P  
SERDES1\_RX1\_N  
SERDES1\_TX2\_P  
SERDES1\_TX2\_N  
SERDES1\_RX2\_P  
SERDES1\_RX2\_N  
SERDES1\_TX3\_P  
SERDES1\_TX3\_N  
SERDES1\_RX3\_P  
SERDES1\_RX3\_N


SERDES1\_REFCLK\_P  
SERDES1\_REFCLK\_N

PCIE\_REFCLK0\_P\_OUT  
PCIE\_REFCLK0\_N\_OUT

PCIE\_REFCLK2\_P\_OUT  
PCIE\_REFCLK2\_N\_OUT




x4LANE PCIe0 INTERFACE



# SERDES2

Note: ATB pins to be left unconnected



U59X

## SERDES2

(VDDA\_OP8\_SERDES)  
(VDDA\_OP8\_SERDES\_C)  
(VDDA\_1P8\_SERDES)

RSVD\_AM22

RSVD\_AM21

SERDES2\_REXT


General PN: J78454  
SR1.0  
Symbol: v1.1

BGA Map: v1.0  
TDA4xx DM: v<tbdb>

XJ78454GAALY

SERDES2\_TX0\_P  
SERDES2\_TX0\_N  
SERDES2\_RX0\_P  
SERDES2\_RX0\_N  
SERDES2\_TX1\_P  
SERDES2\_TX1\_N  
SERDES2\_RX1\_P  
SERDES2\_RX1\_N  
SERDES2\_TX2\_P  
SERDES2\_TX2\_N  
SERDES2\_RX2\_P  
SERDES2\_RX2\_N  
SERDES2\_TX3\_P  
SERDES2\_TX3\_N  
SERDES2\_RX3\_P  
SERDES2\_RX3\_N

SERDES2\_REFCLK\_P  
SERDES2\_REFCLK\_N




"ENET-EXP-1"

"ENET-EXP-2"



# SERDES4

Note: ATB pins to be left unconnected



U59Y

## SERDES4

(VDDA\_OP8\_SERDES)  
(VDDA\_OP8\_SERDES\_C)  
(VDDA\_1P8\_SERDES)

RSVD\_AM16

RSVD\_AM17

SERDES4\_REXT


General PN: J78454  
SR1.0  
Symbol: v1.1

BGA Map: v1.0  
TDA4xx DM: v<tbdb>

XJ78454GAALY


SERDES4\_TX0\_P  
SERDES4\_TX0\_N  
SERDES4\_RX0\_P  
SERDES4\_RX0\_N  
SERDES4\_TX1\_P  
SERDES4\_TX1\_N  
SERDES4\_RX1\_P  
SERDES4\_RX1\_N  
SERDES4\_TX2\_P  
SERDES4\_TX2\_N  
SERDES4\_RX2\_P  
SERDES4\_RX2\_N  
SERDES4\_TX3\_P  
SERDES4\_TX3\_N  
SERDES4\_RX3\_P  
SERDES4\_RX3\_N

SERDES4\_REFCLK\_P  
SERDES4\_REFCLK\_N







DISPLAY PORT 0










# LPDDR4




# LPDDR4




**DDR 1.8V Dcaps could be reduced.  
Check on latest Micron recmd's for new PN.**







MCU FLASH




EVM development & evaluation test circuitry  
(TI EVM Only)  
2:1 Mux for OSPI/OCTAL NAND




Note: 1K resistors are used to isolate the BOOTMODE control logic after the value is latched.

## OSPI FLASH



## OCTAL NAND



## D




## 1









Resistor Mux option to By-pass MUX for Hyperlink sideband signals




RESISTOR MUX BETWEEN ON BOARD RGMII AND GESI RMII




## GENERAL IO



# MUX1



# MUX2



HYPERLINK/TRACE/MCAN/LIN - 1:3 MUX : Truth Table

MUX_SEL2	MUX_SEL1	MUX_SEL0	FUNCTION
HIGH	HIGH	LOW	A port = B1 port
HIGH	HIGH	HIGH	A port = B2 port
HIGH	LOW	HIGH	A port = B3 port

```
(default
```

## J7 EVM



Title  
GENERAL IO


Size	33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
------	-------------------------------------------------------

Date: Friday, May 05, 2023


--	--

88

## MCU\_RGMII



## MMC0 and MMC1



## MCU\_ADC

Place Beads, 0402 Cs & 0E Rs outside SoC at FP edge  
BOM = Install 0E Rs as default

Place 0.1uF Cs across bkout vias & 0E Rs next to Dcaps under SoC  
BOM = DNI for 0E Rs (testing option)

ADC 0 & 1 Filtering Scheme:  
ADC0/1 VREF P have 2x independent input balls with same in-line supply filtering as common VDA\_ADC1V8 pwr rail supplying VDDA\_ADC0/1 balls.  
(Provisioned supply filtering for PCB layout pending fdbk from TI analog design team.)  
-1x Ferrite bead to filter & reduce noise  
-1x 0402 (2.2-10uF), SoC perimeter/near end  
-1x 0201 for 0.1uF per pwr ball, far end  
-1x 0201 0E R to optional short REFN to board GND (as area under SoC allows)

Place R5130 near FL358


Place R5131 near R2369

(69) R MCU\_ADC0\_REF\_P  
(69) R MCU\_ADC0\_REF\_N


R MCU\_ADC0\_REF\_P  
R MCU\_ADC0\_REF\_N

DNI R1049  
DNI R1039

VDA\_ADC0\_REFP  
VDA\_ADC0\_REFN



## MCU I3C



Project :

J7 EVM



Title  
MCU RGMII & ADC



Size  
C PROC141 001 J784S4XG01EVM

Date: Friday, May 05, 2023


Sheet 23 of 88

Rev  
E4

## SPECIAL, DEBUG & RSVD



## JTAG AND TRACE MUX



MUX_SEL	CONDITION	FUNCTION
LOW	External Emulator attached & No Power to XDS110	A-->B1 port [EXTERNAL EMU]
HIGH	No External Emulator attached & XDS110 Powered via USB	A-->B2 port [ON Board EMU]
LOW	External Emulator attached & XDS110 Powered via USB	A-->B1 port [EXTERNAL EMU]
LOW	No External Emulator attached & No Power to XDS110	A-->B1 port [EXTERNAL EMU]

**Project :**

J7 EVM




Title	DEBU
-------	------

Size	PROC141 001 J784S4XG01EVM		
C			
Date:	Friday, May 05, 2023	Sheet	24 of 88


USB0 2.0

By Pass USB MUX	Mount - R796, R795, R774, R775 DNI - R57, R56, R30, R29
USB MUX (Default)	Mount -R57, R56, R30, R29 DNI - R796, R795, R774, R775

USB0 2.0




USB VBUS Resistor divider circuit





# ANALOG POWER 1



**Project :**

## J7 EVM



**Title**

**SOC ANALOG POWER 1**

Size	BROG141.001 I784S4XC01E/M
------	---------------------------

C	PROC 141 001 37843
---	--------------------

Date: Friday, May 05, 2023


	<b>Rev</b>
--	------------

E4
----


88



## IO POWER 2



EVM development & evaluation Test circuitry  
EVM GPIO Retention testing option  
(TI EVM Only)



Note:

A few Dcaps shown here have been provisioned on PCB layout underneath SoC at individual power ball vias & around perimeter in case additional high-freq decoupling might be needed.

Some Dcaps may be shown as "Do Not Install" (DNI) components if Power Integrity (PI) simulation results for a particular power rail on this EVM PCB design combined with Dcap scheme (value, pkg type, ESL, Loop-Inductance, etc.) results in an impedance response below or equal to the desired target impedance (Zt).

Low power modes	Resistors to be Populated	Resistors to be DNI'd
No GPIO RET	R452,R424,R426,R1045	R438,R421,R425,R1051
MCU GPIO RET only	R438,R421,R426,R1045	R452,R424,R425,R1051
MAIN GPIO RET only	R452,R424,R425,R1051	R438,R421,R426,R1045
MCU & MAIN GPIO RET	R438,R421,R425,R1051	R452,R424,R426,R1045

**Project :**

## J7 EVM




Title	SOC DIGITAL IO & SUPPORT POWER 2
-------	----------------------------------

Size	PROC141 001 J784S4XG01EVM
------	---------------------------

Date: Friday, May 05, 2023

Sheet 27 of 88

# DIGITAL POWER 3



Note:

A few Dcaps shown here have been provisioned on PCB layout underneath SoC at individual power ball vias & around perimeter in case additional high-freq decoupling might be needed.

Some Dcaps may be shown as "Do Not Install" (DNI) components if Power Integrity (PI) simulation results for a particular power rail on this EVM PCB design combined with Dcap scheme (value, pkg type, ESL, Loop-Inductance, etc.) results in an impedance response below or equal to the desired target impedance (Zt).

**Project :**

## J7 EVM



**Title**  
**SOC DIGITAL POWER 3**

Size	PROC141 001 J784S4XG01EVM
------	---------------------------


Date: Friday, May 05, 2023

Sheet 28 of 88


Re

88

# SOC GROUND



## SoC Supply Noise Kelvin Sensing



# PMIC

## "PCB Notes":

- For multi-phase Buck converter configs, route remote sense feedback as follows:
1. Use pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.
  2. Ensure only 2x Point of Load (PoL) vias connect sense trace to Pwr & Gnd planes near the middle of SOC's power ball group.
  3. Ensure only PoL vias connect sense traces to Pwr or Gnd planes. All other vias (at buck component) must have Pwr & Gnd planes isolated.
  4. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible.

## For single-phase Buck converter configs, route remote sense feedback as follows:

1. Use single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Ensure only 1x PoL via connects sense trace to Pwr plane near the middle of SOC's power ball group.
3. Ensure only PoL vias connect sense traces to Pwr or Gnd planes. All other vias (at buck component) must have Pwr & Gnd planes isolated.
4. Trace widths = 4-8mil.

Route as Pseudo diff pair traces (See "PCB Notes")

Note: Keepout needs to be provided for the VDD\_DDR\_1V1 and Gnd vias of feedback pins connecting to the PMIC.

Line to Shape keepout needs to be given in layout for VDD\_DDR\_1V1 and DGND feedback traces

PMIC-A uses default I2C ADDR: 0x48, 0x49, 0x4A & 0x4B

SoC, Open-Drain, Active Low

Active High 1.8V logic

SN74LVC1G07 is used to isolate power from PMIC to SoC when SoC is powered off

Project :

J7 EVM



Title

PMIC A

Size

PROC141 001 J784S4XG01EVM

C

Date: Friday, May 05, 2023

Sheet 30 of 88

Rev

E4

# VDD\_CPU\_AVS High-Current Power Stage A (HCPS-A)


Note: Via keepout areas need to be applied to positive & negative remote sense traces/nets (i.e. "VDD\_XXX\_HCPS\_VOSNS"/\_GOSNS") both at the buck & along diff trace routing path between buck "xOSNS" pins to ensure no unwanted power or Gnd connections are made before reaching the desired remote sense location where only 1x power & Gnd connection should be made

Line to Shape keepout needs to be given in layout for VDD\_CPU\_AVS and DGND feedback traces

Buck EN control aligned to VDA\_DLL\_0V8 for power seqs.  
Buck EN is bi-directional pin that both enables and reports status, see DS for details.


Route remote sense as "VDD\_XXX\_P / \_N" as pseudo differential pair trace.  
(See "PCB Notes")

Note: A 2nd alternative remote sense location & diff trace pair have been shown to enable TI internal evaluation & testing only. End products should use remote sense attached under SoC in middle of BGA power ball field. Any improved performance due to 2nd remote sense location will be captured in future EVM SCH once test results are verified.





VDD\_CORE\_0V8 High-Current Power Stage A (HCPS-B)






Route remote sense as "VDD xxx P / \_N"  
as pseudo differential pair trace.  
(See "PCB Notes")  
Line to Shape keepout needs to be given in layout  
for VDD\_CORE and DGND feedback traces

**Note:** Via keepout areas need to be applied to positive & negative remote sense traces/nets (i.e. "VDD xxx HCPS VOSNS/ GOSNS") both at the buck & along diff trace routing path between buck "xOSNS" pins to ensure no unwanted power or Gnd connections are made before reaching the desired remote sense location where only 1x power & Gnd connection should be made



# LOAD SWITCHES



EN\_GPIORET\_VIO & EN\_GPIORET\_WKLG & EN\_DDR\_VDD1 Truth table

"OR" Gate Logic			States		
X	Y	OUTPUT	Input - X	Input - Y	Output
0	0	0	OFF	OFF	OFF
0	1	1	OFF	ON	ON
1	0	1	ON	OFF	ON
1	1	1	ON	ON	ON


Note: Resistor is to 'bleed' off voltage.

# Safety Voltage Supervisors


Power rail voltage > 1.0V can connect to VMON3-6 inputs using single-ended traces.  
Trace widths = 4-8mil, as short as possible & try to avoid routing near HF signals.

Any power rail voltage < 1.0V should connect to VMON1 & VMON2 inputs using "Pseudo Diff Pair Trace" routes.  
Trace widths = 4-8mil & Separation = 8-50mil, try to keep traces near each other.


VMON1 & VMON2 use a common return trace connected to RS 12 pin. Route as pseudo diff pair with return trace connected to Gnd at point of sense located in between VMON1 & VMON2 attachment points.




HYPERLINK SIDEBAND CONNECTOR



GESI\_EXP\_CONN



CON PMC 2X60 0.50MM PITCH FEMALE ST SMD




Place test point near Expansion connector  
(21) GESI\_RMII8\_CLKOUT TP117




TP196  
EEPROM ADDRESS: 0x52

CSI2 EXPANSION CONNECTORS


Level Translation for LVCMOS



Auxiliary 12V Power Output for CSI2




LVCMOS IO Voltage Selection




ENET EXPANSION CONNECTOR

Silkscreen "ENET-EXP-1"




Silkscreen "ENET-EXP-2"






SERDES CLOCK GENERATOR #1




EEPROMSEL - LOW - Page-0 (default)  
EEPROMSEL - HIGH - Page-1

## SERDES CLOCK GENERATOR #2




## PERIPHERAL CLOCK GENERATOR




RESET BUTTONs

CONFIG DIP SWITCH





RESET INPUTS


Under Voltage Monitor (VINPUT)




MCU PORz




MCU\_RESET




SOC PORz



SOC RESET




RESET OUTPUTS






GPIO EXPANDERS


I2C GPIO EXPANDER1




I2C GPIO EXPANDER3




I2C GPIO EXPANDER2




I2C GPIO EXPANDER4




I2C GPIO EXPANDERS




SPI NOR Flash



Micro SD CARD INTERFACE



eMMC FLASH






Via Probe Test Points


Place Near eMMC side

TP94	DNI	MMC0_DAT0
TP83	DNI	MMC0_DAT1
TP79	DNI	MMC0_DAT2
TP100	DNI	MMC0_DAT3
TP97	DNI	MMC0_DAT4
TP87	DNI	MMC0_DAT5
TP80	DNI	MMC0_DAT6
TP76	DNI	MMC0_DAT7
TP292	DNI	MMC0_DS_R
TP101	DNI	MMC0_CLK
TP291	DNI	MMC0_CMD


## UFS FLASH





BOOT EEPROM





I2C for BOARD ID EEPROMs



BOARD ID EEPROM




TEMPERATURE SENSORS (TI EVM Only)






## DUAL PORT FTDI




Note: FTDI EEPROM for storing manufacturing/configuration information


## QUAD PORT FTDI




# XDS110 DEBUGGER



JTAG MIPI60 CONNECTOR




Silkscreen: "MIPI-60"



JTAG - 1:2 MUX : Truth Table


LIN INTERFACE





LIN MASTER MODE	Switch - CLOSE
LIN SLAVE MODE	Switch - OPEN

## CAN TRANSCEIVERS #1-MCU DOMAIN

## VSYS\_MCU\_5V0 GENERATION






```
.....
Separate 5V0 supply required for MCU-Only Mode
.....
```







CAN TRANSCEIVERS #2-MAIN DOMAIN







# CAN TRANSCEIVER




# USB HUB




USB 2.0 TYPE-A CONNECTORS



## USB 3.1 TYPE C INTERFACE




# MCU GB ETHERNET




RJ45-LED	FUNCTION
RIGHT - GREEN	ACTIVITY
LEFT - GREEN	100Mbps Speed
LEFT - YELLOW	100Mbps Speed

# RGMII1






AUDIO I/F CODEC








AUDIO I/F - STEREO MIC #1




Config Table			
		Install	Remove
PASSIVE-MIC (default)	BIAS + PREAMP	R2,R3,R5,R6	R1,R4
ACTIVE-MIC	BIAS ONLY	R1,R2,R4,R5	R3,R6
LINE-INPUT	NO BIAS/PREAMP	R1,R4	R2,R3,R5,R6




DSI to eDP Bridge




DISPLAY PORT INTERFACE




Display Port Connector2




RTC




SPI Header



ADC INTERFACE



I3C Header




### x4 Lane PCIe Connector



## I2C MUX


	Install	Remove
PCIe root complex	R1,R2,R5,R6	R3,R4,C1,C2
PCIe end point	R3,R4,C1,C2	R1,R2,R5,R6

Project :  J7 EVM		Title x1LANE PCIe INTERFACE		
		Size	PROC141 001 J784S4XG01EVM	Rev
		C		E4
		Date:	Friday, May 05, 2023	Sheet




**x2LANE PCIe1 Interface(J17)**  
**x4 Lane PCIe Connector**

MODE	INSTALL	DNI	PCIe Lanes
RC	R1, R6	R3,R4,R2,R5	Set for 4L
EP	R3,R4,R5,R6	R1, R2	Set for 4L
RC	R1, R2,R5,R6	R3,R4	Set for 2L
EP	R3,R2,R5, R6,R4	R1	Set for 2L




## CLOCK ROOT SELECTION

	Install	Remove
PCIe root complex	R1,R2,R5,R6	R3,R4,C1,C2
PCIe end point	R3,R4,C1,C2	R1,R2,R5,R6



BOOT MODE BUFFER & SWITCHES



(20,30,36,39,44,50,59,63,70,71) SOC\_PORZ\_OUT >> R1185 DNI SYSBOOT\_BUF\_ENz  
(20,36,44) RESETSTATz >> R1172 DNI  
(19,20,44,51) MCU\_PERIPH\_RSTz >> R1181 OE


TA_BM_IoEXP_RSTn	SOC_PORZ_OUT	BOOTMODE Control from Test Automation HDR
HIGH	LOW	Enabled
HIGH	HIGH	Disabled

Project :  
J7 EVM

TEXAS INSTRUMENTS

Title BOOT MODE BUFFER & SWITCHES	
Size C	PROC141 001 J784S4XG01EVM
Date: Friday, May 05, 2023	Sheet 72 of 88


TEST AUTOMATION HEADER



AUTOMATION INTERFACE

ALL SIGNALS SHOULD BE  
REFERENCED TO EVM\_3V3  
  
Cable : Parlex-050R40-76B, .5mm 3"


I2C SWITCH




TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TA_POWERDOWN	Used to Power down the system	OUTPUT	External Pullup
TA_PORZn	MCU & Main SoC domain Power ON Reset	OUTPUT	External Pullup
TA_RESETz	SoC Warmreset	OUTPUT	External Pullup
TA_SOC_INT1z	Interrupt to SOC	OUTPUT	External Pullup
TA_SOC_INT2z	Interrupt to SOC	OUTPUT	External Pullup
TA_BM_IOEXP_RSTn	Used to Reset the Bootmode IO Expander	OUTPUT	External Pullup

# OVER VOLTAGE PROTECTION CIRCUIT




## POWER SUPPLY #1



POWER SUPPLY #2


TI WEBENCH Simulation Inputs:  
Vin (min) = 24V Vin (max) = 48V  
Vout = 12V@7A  
Ta = 25 deg



# POWER SUPPLY #3

## 3.3V AND 5V GENERATION

TI WEBENCH Simulation Inputs:  
Vin (min) = 6V Vin (max) = 28V  
Vout1 = 3.3V@10A; Vout2 = 5V@7A  
Ta = 25 deg




PCB Note: Short LM5140\_AGND and DGND at single point


FB1 connected to VDDA to set VOUT1=3.3V  
FB2 connected to VDDA to set VOUT2=5V  
  
OSC pin to VCC sets fs=2.2MHz  
OSC pin to GND sets fs=440kHz  
  
DEMB-VDDA- FPMW mode operation  
DEMB-GND- enables diode emulation  
  
ILSET pin to VDDA sets current limit threshold to 73 mV  
ILSET pin to GND sets current limit threshold to 48 mV



ETHERNET POWER- MCU RGMII




3.3V to 1.0V LDO




PCB NOTE:Keep 4.7uF capacitor close BIAS pin

ETHERNET POWER- RGMII1



USB HUB POWER & ETHERNET POWER - RGMII1


3.3V to 1.1V LDO




PCB NOTE:Keep 4.7uF capacitor close BIAS pin

POWER SUPPLY #4

POWER INDICATION LED's




GROUND TEST POINTS




Display Port0

5V to 3.3V LDO




PCB NOTE:Keep 4.7uF capacitor close to BIAS pin. Keep this circuit close to DP PORT0 Connector

Display Port1  
5V to 3.3V LDO



PCB NOTE:Keep 4.7uF capacitor close to BIAS pin. Keep this circuit close to DP PORT1 Connector.

3.3V to 1.2V LDO




PCB NOTE: Spread the SMD test points Top and Bottom Side of PCB

Project :  J7 EVM		Title POWER SUPPLY #4	
		Size C	Rev E4
		Date: Friday, May 05, 2023	
		Sheet 78 of 88	


# EVM PMIC Support Circuitry

EVM development & evaluation Test circuitry  
(TI EVM Only)



(EVM Bd Setting & Leo NVM Default):


SW16	Function
-1 = Closed (High) = Open (Low)	Enable the PMIC by overriding SYS_MCU_ENABLE Enble the PMIC from SYS_MCU_EN
-2 = Closed (High) = Open (Low)	ENABLE SVS EN from SW16.2 ENABLE SVS EN FROM SYS_MCU_EN
-3 = Closed (High) = Open (Low)	1. PMIC_EN from SYS_MCU_EN 2. On Board WKUP I2C0 is selected 3. SVS_EN is controlled from SYS_MCU_EN 1. PMIC_EN is controlled from SW16.1 2. EXT_I2C is selected 3. SVS_EN is controlled from SW16.2
-4 = Closed (High) = Open (Low)	Disabile WDOG Timer Enable WDOG Timer



OEn	S	Bit State
0	0	A = B1
0	1	A = B2
1	X	Open

## EVM POWER MEASUREMENT I2C BUS ISOLATION









EVM development & evaluation Test circuitry  
(TI EVM Only)



(TI EVM Only)

# SOC Current Sense Resistors

(TI EVM Only)



(TI EVM Only)

(TI EVM Only)


Project : J7 EVM		Title SOC Current Sense Resistors	
		Size C	Rev E4
		Date: Friday, May 05, 2023	Sheet 81 of 88

EVM development & evaluation test circuitry


LPDDR4 SDRAM Current Sense Resistors




Peripheral Current Sense Resistors















CORE, AVS and DDR input supply sense resistors



<div>Project :</div> <div>J7 EVM</div>	<div> <b>TEXAS INSTRUMENTS</b></div>	Title			
		CURRENT MONITORS #1			
		Size	PROC141 001 J784S4XG01EVM		Rev
		C			E4
		Date:	Friday, May 05, 2023	Sheet	83 of 88

Note: The design supports current/voltage measurements using either INA226 or INA231. The EVM will be assembled with either INA226 or INA231, but not both (implemented via dual or stacked PCB footprint). These two INA devices are register compatible- so functionality and performance should not be impacted with either INA

















CURRENT MONITORS #2





Note: The design supports current/voltage measurements using either INA226 or INA231. The EVM will be assembled with either INA226 or INA231, but not both (implemented via dual or stacked PCB footprint). These two INA devices are register compatible- so functionality and performance should not be impacted with either INA

# CURRENT MONITORS - INA231



Project :

J7 EVM



Title CURRENT MONITORS#1- INA231

Size PROC141 001 J784S4XG01EVM

















Date: Friday, May 05, 2023

Rev E4

Sheet 85 of 88



Note: The design supports current/voltage measurements using either INA226 or INA231. The EVM will be assembled with either INA226 or INA231, but not both (implemented via dual or stacked PCB footprint). These two INA devices are register compatible- so functionality and performance should not be impacted with either INA

# CURRENT MONITORS - INA231



# SI\_SIMULATION\_COUPON\_BD

Test coupon not part of EVM design, to be used for TI test only




HARDWARE SCHEMATICS


ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.


STANDOFFS




SCREWS




RUBBER FEET



SCREW FOR FAN ASSEMBLY




FIDUCIALS



BARE PCB



LOGOs



LABELS

Board Serial No.



Assembly Revision.



EVM Orderable No.



Orderable Part Numbers

Variant	Label Text
001:Soldered GP SoC	J784S4XG01EVM
002:Soldered HS SoC	J784S4XH01EVM
003:Socketed SoC	J784S4XS01EVM

SOCKET




HEAT SINK




PROCESSOR



FAN



CRIMP PIN



CONN HOUSING



Project :

J7 EVM



Title  
HARDWARE SCHEMATICS

Size  
C  
PROC141 001 J784S4XG01EVM

Date: Friday, May 05, 2023

Sheet 88 of 88

Rev

E4