=======================================================================
Expedition PCB - Pinnacle - Version EXP2005.1_060615.00 2005.1
=======================================================================

Job Directory:        X:\Projects\TPA6140A2 (Cannonball)\PCB Design\TPA6140A2RTE_EVM\PCB_Layout\

Design Status Report: X:\Projects\TPA6140A2 (Cannonball)\PCB Design\TPA6140A2RTE_EVM\PCB_Layout\LogFiles\DesignStatus_01.txt

Mon Jun 09 12:31:05 2008

=======================================================================
DESIGN STATUS
=======================================================================
Board Size Extents  ............ 40.000 X 55.000 (mm)
Route Border Extents  .......... 39.496 X 54.500 (mm)
Actual Board Area  ............. 2,200.000 (mm)
Actual Route Area  ............. 2,152.532 (mm)

Placement Areas: Name            Available         Required          Required/Available
                 Entire Board    4,400.000 Sq. (mm)1,320.630 Sq. (mm)30.01 %

Pins  .......................... 201
Pins per Route Area  ........... 0.093 Pins/Sq. (mm)

Layers  ........................ 2
    Layer 1 is a signal layer
        Trace Widths  .......... 0.200, 0.250, 0.254, 0.300, 0.500, 0.750
    Layer 2 is a signal layer
        Trace Widths  .......... 0.300, 0.500, 0.750, 1.000

Nets  .......................... 40
Connections  ................... 133
Open Connections  .............. 0
Differential Pairs  ............ 0
Percent Routed  ................ 100.00 %

Netline Length  ................ 0.000 (mm)
Netline Manhattan Length  ...... 0.000 (mm)
Total Trace Length  ............ 592.712 (mm)

Trace Widths Used (mm)  ........ 0.200, 0.250, 0.254, 0.300, 0.500, 0.750, 1.000
Vias  .......................... 22
Via Span  Name                   Quantity
   1-2    Via13x10               2
          Via30x10               20

Teardrops....................... 0
Breakouts....................... 0

Virtual Pins.................... 0
Guide Pins ..................... 0

Parts Placed  .................. 65
    Parts Mounted on Top  ...... 50
        SMD  ................... 25
        Through  ............... 25
        Test Points  ........... 0
        Mechanical  ............ 0
    Parts Mounted on Bottom  ... 15
        SMD  ................... 15
        Through  ............... 0
        Test Points  ........... 0
        Mechanical  ............ 0
    Embedded Components ........ 0
        Capacitors ............. 0
        Resistors .............. 0
    Edge Connector Parts  ...... 0

Parts not Placed  .............. 1

Nested Cells  .................. 0

Jumpers  ....................... 0

Through Holes  ................. 67
    Holes per Board Area  ...... 0.030 Holes/Sq. (mm)
Mounting Holes  ................ 0
