



FEATURES

- 3-MHz Sample Rate Serial Device
- 10-Bit Resolution ADS7884
- 8-Bit Resolution ADS7885
- Zero Latency
- 48-MHz Serial Interface
- Supply Range: 2.7 V to 5.5 V
- Low Power Dissipation:
 - 6.8 mW at 3-V V_{DD}, 2.5 MSPS
 - 15 mw at 5-V V_{DD}, 3 MSPS
- ±0.3 LSB INL, ±0.3 LSB DNL ADS7884
- ±0.15 LSB INL, ±0.1 LSB DNL ADS7885
- 61.7 dB SINAD, -81 dB THD ADS7884
- 49.8 dB SINAD, -68 dB THD ADS7885
- Unipolar Input Range: 0 V to V_{DD}
- Powerdown Current: 1 μA
- Wide Input Bandwidth: 30 MHz at 3 dB
- 6-Pin SOT23 Package

APPLICATIONS

- Base Band Converters in Radio Communication
- Motor Current/Bus Voltage Sensors in Digital Drives
- Optical Networking (DWDM, MEMS Based Switching)
- Optical Sensors
- Battery Powered Systems
- Medical Instrumentations
- High-Speed Data Acquisition Systems
- High-Speed Closed-Loop Systems

DESCRIPTION

The ADS7884 is a 10-bit, 3-MSPS analog-to-digital converter (ADC), and the ADS7885 is a 8-bit, 3-MSPS ADC. The devices include a capacitor based SAR A/D converter with inherent sample and hold. The serial interface in each device is controlled by the \overline{CS} and SCLK signals for glueless connections with microprocessors and DSPs. The input signal is sampled with the falling edge of \overline{CS} , and SCLK is used for conversion and serial data output.

The devices operate from a wide supply range from 2.7 V to 5.5 V. The low power consumption of the devices make them suitable for battery-powered applications. The devices also include a power saving powerdown feature for when the devices are operated at lower conversion speeds.

The high level of the digital input to the device is not limited to device V_{DD} . This means the digital input can go as high as 5.5 V when device supply is 2.7 V. This feature is useful when digital signals are coming from other circuit with different supply levels. Also this relaxes restriction on power up sequencing.

The ADS7884 and ADS7885 are available in a 6-pin SOT23 package and are specified for operation from -40°C to 125°C.

Micro-Power Miniature SAR Converter Family

| BIT | < 300 KSPS | 300 KSPS - 1.25 MSPS | 3 MSPS |
|--------|---|---|---|
| 12-Bit | ADS7866 (1.2 V _{DD} to 3.6 V _{DD}) | ADS7886 (2.35 V _{DD} to 5.25 V _{DD}) | _ |
| 10-Bit | ADS7867 (1.2 V _{DD} to 3.6 V _{DD}) | ADS7887 (2.35 V _{DD} to 5.25 V _{DD}) | ADS7884 (2.7 V _{DD} to 5.5 V _{DD}) |
| 8-Bit | ADS7868 (1.2 V _{DD} to 3.6 V _{DD}) | ADS7888 (2.35 V _{DD} to 5.25 V _{DD}) | ADS7885 (2.7 V _{DD} to 5.5 V _{DD}) |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



PACKAGE/ORDERING INFORMATION(1)

| DEVICE | MAXIMUM INTEGRAL LINEARITY (LSB) | MAXIMUM DIFFERENTIAL LINEARITY (LSB) | NO MISSING CODES AT RESOLUTION (BIT) | PACKAGE TYPE | PACKAGE DESIGNAT OR | TEMPERATURE RANGE | PACKAGE MARKING | ORDERING INFORMATION | TRANSPORT MEDIA QUANTITY |
|---------|---|---|---|-----------------|---------------------------|----------------------|--------------------|-------------------------|--------------------------------|
| ADS7884 | ±0.8 | ±0.8 | 10 | 6-Pin | DBV | -40°C to 125°C | 7884 | ADS7884SDBVT | Tape and reel 250 |
| AD37664 | ±0.0 | ±0.6 | 10 | SOT23 | DBV | -40 C to 125 C | 7884 | ADS7884SDBVR | Tape and reel 3000 |
| ADS7885 | .0.4 | .0.4 | 8 | 6-Pin | DDV | 40°C to 40°C | 7885 | ADS7885SDBVT | Tape and reel 250 |
| AD9/885 | ±0.4 | ±0.4 | 8 | SOT23 | DBA | DBV -40°C to 125°C - | | ADS7885SDBVR | Tape and reel 3000 |

⁽¹⁾ For most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

| | | UNIT | | |
|---|----------------------|--------------------------------------|--|--|
| +IN to AGND | | -0.3 V to +V _{DD} +0.3 V | | |
| +V _{DD} to AGND | | −0.3 V to 7.0 V | | |
| Digital input voltage to GND | | -0.3V to (7.0 V) | | |
| Digital output to GND | | -0.3 V to (+V _{DD} + 0.3 V) | | |
| Operating temperature range | | -40°C to 125°C | | |
| Storage temperature range | | −65°C to 150°C | | |
| Junction temperature (T _J Max) | | 150°C | | |
| Power dissipation, SOT23 packa | ge | $(T_J Max-T_A)/\theta_{JA}$ | | |
| Thermal impedance, θ_{JA} | SOT23 | 295.2°C/W | | |
| Load tomporature coldering | Vapor phase (60 sec) | 215°C | | |
| Lead temperature, soldering | Infrared (15 sec) | 220°C | | |

⁽¹⁾ Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



ADS7884 SPECIFICATIONS

 $+V_{DD}$ = 2.7 V to 5.5 V, T_A = -40° C to 125°C, f_{sample} = 2.5 MSPS for V_{DD} = 2.7 V to 3.6 V, f_{sample} = 3 MSPS for V_{DD} = 3.6 V to 5.5 V

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|--|---|----------------------|------|-----------------------|--------------------|
| ANALO | G INPUT | | | | | |
| | Full-scale input voltage span ⁽¹⁾ | | 0 | | V_{DD} | V |
| | Absolute input voltage range | +IN | -0.20 | | V _{DD} +0.20 | V |
| C_{i} | Input capacitance (2) | | | 27 | | pF |
| I _{IIkg} | Input leakage current | T _A = 125°C | | 40 | | nA |
| SYSTE | M PERFORMANCE | | | | | |
| | Resolution | | | 10 | | Bits |
| | No missing codes | | 10 | | | Bits |
| INL | Integral nonlinearity | | -0.8 | ±0.3 | 0.8 | LSB ⁽³⁾ |
| DNL | Differential nonlinearity | | -0.8 | ±0.3 | 0.8 | LSB |
| Eo | Offset error ⁽⁴⁾⁽⁵⁾⁽⁶⁾ | | -1 | ±0.2 | 1 | LSB |
| E _G | Gain error ⁽⁵⁾ | | -1 | ±0.2 | 1 | LSB |
| | ING DYNAMICS | | | | · L | |
| | Conversion time | 48-MHz SCLK, V _{DD} = 5 V | 224 | 240 | | ns |
| | Acquisition time | | | 93.3 | | ns |
| | Maximum throughput rate | 48-MHz SCLK, V _{DD} = 5 V | | | 3 | MHz |
| | Aperture delay | | | 10 | | ns |
| DYNAM | IIC CHARACTERISTICS | | II. | | | |
| THD | Total harmonic distortion ⁽⁷⁾ | 100 kHz | | -81 | | dB |
| SINAD | Signal-to-noise and distortion | 100 kHz | 60 | 61.7 | | dB |
| SFDR | Spurious free dynamic range | 100 kHz | | 81 | | dB |
| | Full power bandwidth | At -3 dB | 30 | | | MHz |
| DIGITAI | L INPUT/OUTPUT | | l | | | |
| Logic fa | mily — CMOS | | | | | |
| | | V _{DD} = 2.7 V to 3.6 V | 1.5 | | 5.5 | |
| V_{IH} | High-level input voltage | V _{DD} = 3.6 V to 5.5 V | 2.2 | | 5.5 | V |
| | | V _{DD} = 5 V | | | 0.8 | |
| V_{IL} | Low-level input voltage | V _{DD} = 3 V | | | 0.4 | V |
| V _{OH} | High-level output voltage | At I _{source} = 200 μA | V _{DD} -0.2 | | 0 | |
| V _{OL} | Low-level output voltage | At I _{sink} = 200 μA | 100 0.2 | | 0.4 | V |
| | R SUPPLY REQUIREMENTS | A SIIK 200 P. I | | | 0 | |
| +V _{DD} | Supply voltage | | 2.7 | 3.3 | 5.5 | V |
| 1 4 00 | Cupply Vollage | At $V_{DD} = 3.0 \text{ V}$, 2.5-MSPS throughput | 2.7 | 2.25 | 3 | • |
| | | At $V_{DD} = 3.0 \text{ V}$, static state | | 1.8 | | |
| | Supply current (normal mode) | At $V_{DD} = 5.0 \text{ V}$, static state At $V_{DD} = 5.0 \text{ V}$, 3-MSPS throughput | | | 4 | mA |
| | | At $V_{DD} = 5.0 \text{ V}$, static state | | 2 | | |
| | | SCLK off | | | 4 | |
| | Power down state supply current | | | 00 | 200 | μA |
| | | SCLK on (48 MHz) | | 90 | 200 | |
| | Power dissipation | V _{DD} = 5 V, 3 MSPS | | 15 | 20 | mW |
| | | $V_{DD} = 3 \text{ V}, 2.5 \text{ MSPS}$ | | 6.8 | | |

- (1) Ideal input span; does not include gain or offset error.
- (2) Refer to Figure 43 for details on sampling circuit
- (3) LSB means least significant bit
- (4) Measured relative to an ideal full-scale input
- (5) Offset error and gain error ensured by characterization.
- 6) First transition of 000H to 001H at $(V_{ref}/2^{10})$
- (7) Calculated on the first nine harmonics of the input frequency



ADS7884 SPECIFICATIONS (continued)

 $+V_{DD}$ = 2.7 V to 5.5 V, T_A = -40° C to 125°C, f_{sample} = 2.5 MSPS for V_{DD} = 2.7 V to 3.6 V, f_{sample} = 3 MSPS for V_{DD} = 3.6 V to 5.5 V

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------------|-----------------------|-----|-----|-----|-------|
| Dower dissipation in static state | V _{DD} = 5 V | | 10 | | mW |
| Power dissipation in static state | V _{DD} = 3 V | | 5.4 | | IIIVV |
| Powerdown time | | | | 0.1 | μs |
| Powerup time | | | | 0.8 | μs |
| TEMPERATURE RANGE | | | | | |
| Specified performance | | -40 | | 125 | °C |



ADS7885 SPECIFICATIONS

 $+V_{DD} = 2.7 \text{ V}$ to 5.5 V, $T_A = -40^{\circ}\text{C}$ to 125°C, $f_{sample} = 2.5 \text{ MSPS}$ for $V_{DD} = 2.7 \text{ V}$ to 3.6 V, $f_{sample} = 3 \text{ MSPS}$ for $V_{DD} = 3.6 \text{ V}$ to 5.5 V

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|--|---|----------------------|-------|--|--------------------|
| ANALO | G INPUT | | | | | |
| | Full-scale input voltage span (1) | | 0 | | V_{DD} | V |
| | Absolute input voltage range | +IN | -0.20 | | V _{DD} +0.20 | V |
| Ci | Input capacitance ⁽²⁾ | | | 27 | | pF |
| I _{IIkg} | Input leakage current | T _A = 125°C | | 40 | | nA |
| SYSTE | M PERFORMANCE | | | | | |
| | Resolution | | | 8 | | Bits |
| | No missing codes | | 8 | | | Bits |
| INL | Integral nonlinearity | | -0.4 | ±0.15 | 0.4 | LSB ⁽³⁾ |
| DNL | Differential nonlinearity | | -0.4 | ±0.1 | 0.4 | LSB |
| Eo | Offset error ⁽⁴⁾⁽⁵⁾⁽⁶⁾ | | -0.4 | ±0.1 | 0.4 | LSB |
| E _G | Gain error ⁽⁵⁾ | | -0.5 | ±0.1 | 0.5 | LSB |
| SAMPL | ING DYNAMICS | | · | | | |
| | Conversion time | 48-MHz SCLK, V _{DD} = 5 V | 182 | 198 | | ns |
| | Acquisition time | 3 MSPS mode | | 135 | | ns |
| | Maximum throughput rate | 48-MHz SCLK, V _{DD} = 5 V | | | 3 | MHz |
| | Aperture delay | | | 10 | | ns |
| DYNAM | IIC CHARACTERISTICS | | -1 | | " | |
| THD | Total harmonic distortion ⁽⁷⁾ | 100 kHz | | -68 | | dB |
| SINAD | Signal-to-noise and distortion | 100 kHz | 49 | 49.8 | | dB |
| SFDR | Spurious free dynamic range | 100 kHz | | 74 | | dB |
| | Full power bandwidth | At –3 dB | 30 | | | MHz |
| DIGITA | L INPUT/OUTPUT | | | | <u> </u> | |
| Logic fa | mily — CMOS | | | | | |
| | | V _{DD} = 2.7 V to 3.6 V | 1.5 | | 5.5 | |
| V_{IH} | High-level input voltage | V _{DD} = 3.6 V to 5.5 V | 2.2 | | 5.5 | V |
| | | V _{DD} = 5 V | | | 0.8 | |
| V_{IL} | Low-level input voltage | V _{DD} = 3 V | | | 0.4 | V |
| V _{OH} | High-level output voltage | At I _{source} = 200 μA | V _{DD} -0.2 | | | |
| V _{OL} | Low-level output voltage | At I _{sink} = 200 μA | | | 0.4 | V |
| | R SUPPLY REQUIREMENTS | | | | | |
| +V _{DD} | Supply voltage | | 2.7 | 3.3 | 5.5 | V |
| | | At V _{DD} = 3.0 V, 2.5-MSPS throughput | | 2.25 | 3 | |
| | | At V _{DD} = 3.0 V, static state | | 1.8 | | |
| | Supply current (normal mode) | At V _{DD} = 5.0 V, 3-MSPS throughput | | 3 | 4 | mA |
| | | At V _{DD} = 5.0 V, static state | | 2 | | |
| | | SCLK off | | | 1 | |
| | Power down state supply current | SCLK on (48 MHz) | | 90 | 200 | μΑ |
| | | V _{DD} = 5 V, 3 MSPS | | 15 | 20 | |
| | Power dissipation | V _{DD} = 3 V, 2.5 MSPS | | 6.8 | | mW |

- (1) Ideal input span; does not include gain or offset error.
- (2) Refer to Figure 43 for details on sampling circuit
- (3) LSB means least significant bit
- (4) Measured relative to an ideal full-scale input
- (5) Offset error and gain error ensured by characterization.
- (6) First transition of 000H to 001H at (V_{ref}/2⁸)
- (7) Calculated on the first nine harmonics of the input frequency



ADS7885 SPECIFICATIONS (continued)

 $+V_{DD}$ = 2.7 V to 5.5 V, T_A = -40° C to 125 $^{\circ}$ C, f_{sample} = 2.5 MSPS for V_{DD} = 2.7 V to 3.6 V, f_{sample} = 3 MSPS for V_{DD} = 3.6 V to 5.5 V

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------------|-----------------------|-----|-----|-----|-------|
| Dower dissipation in static state | V _{DD} = 5 V | | 10 | | mW |
| Power dissipation in static state | V _{DD} = 3 V | | 5.4 | | IIIVV |
| Powerdown time | | | | 0.1 | μs |
| Powerup time | | | | 0.8 | μs |
| TEMPERATURE RANGE | | | | | |
| Specified performance | | -40 | | 125 | °C |

TIMING REQUIREMENTS (see Figure 1)

All specifications typical at $T_A = -40$ °C to 125°C, $V_{DD} = 2.7$ V to 5.5 V, unless otherwise specified.

| · <u> </u> | PARAMETER | | TEST CONDITIONS ⁽¹⁾ | MIN | TYP | MAX | UNIT |
|-------------------|---|-----------------------|--------------------------------|------------------------|-----|-----------------------------|-------|
| | | ADC7004 | V _{DD} = 3 V | | | 11.5 × t _{SCLK} | |
| t _{conv} | Conversion time | ADS7884 | V _{DD} = 5 V | | | 11.5 × t _{SCLK} | ns |
| | | 4007005 | V _{DD} = 3 V | | | $9.5 \times t_{SCLK}$ | |
| | | ADS7885 | V _{DD} = 5 V | | | $9.5 \times t_{SCLK}$ | |
| | A : | | V _{DD} = 3 V | 62.5 | | | |
| t _{acq} | Aquisition time | | V _{DD} = 5 V | 52 | | | ns |
| | Minimum quiet time needed from bu | s 3-state to start | V _{DD} = 3 V | 10 | | | |
| t _q | of next conversion | | V _{DD} = 5 V | 10 | | | ns |
| | B " | | V _{DD} = 3 V | | 9 | 15 | |
| t _{d1} | Delay time, $\overline{\text{CS}}$ low to first data (0) of | out | V _{DD} = 5 V | | 8 | 11 | ns |
| | 0 | | V _{DD} = 3 V | 7 | | | |
| t _{su1} | Setup time, CS low to SCLK low | | V _{DD} = 5 V | 5 | | | ns |
| | D. I 001144 III. 1 0D0 | | V _{DD} = 3 V | | 11 | 20 | |
| t _{d2} | Delay time, SCLK falling to SDO | | V _{DD} = 5 V | | 9 | 12 | ns |
| | Held Co OOLK felling to date on lid | 1(2) | V _{DD} < 3 V | 5.5 | | | |
| t _{h1} | Hold time, SCLK falling to data valid | V _{DD} > 5 V | | 4 | | | ns |
| | Dalay time a 40th COLV falling address | ta CDO 2 atata | V _{DD} = 3 V | | 9 | 15 | |
| t _{d3} | Delay time, 16th SCLK falling edge | to SDO 3-state | V _{DD} = 5 V | | 8 | 11 | ns |
| | Dulas duration OC | | V _{DD} = 3 V | 10 | | | |
| t _{w1} | Pulse duration, CS | | V _{DD} = 5 V | 10 | | | ns |
| | Delevition of GC bink to CDO 2 state | | V _{DD} = 3 V | | 9 | 15 | |
| t _{d4} | Delay time, CS high to SDO 3-state | , | V _{DD} = 5 V | | 8 | 11 | ns |
| | Dulas duration CCLK binb | | V _{DD} = 3 V | $0.45 \times t_{SCLK}$ | | | |
| t_{wH} | Pulse duration, SCLK high | | V _{DD} = 5 V | $0.45 \times t_{SCLK}$ | | | ns |
| | Dulas duration CCLK law | | V _{DD} = 3 V | $0.45 \times t_{SCLK}$ | | | |
| t_{wL} | Pulse duration, SCLK low | | V _{DD} = 5 V | $0.45 \times t_{SCLK}$ | | | ns |
| | Fraguency SCLK | | $V_{DD} = 3 V$ | | | 40 | N/I I |
| | Frequency, SCLK | | V _{DD} = 5 V | | | 48 | MHz |
| | Delay time, second falling edge of c | | $V_{DD} = 3 V$ | -2 | | 4 | |
| t _{d5} | enter in powerdown (use min spec r enter in powerdown) Figure 3 | V _{DD} = 5 V | -2 | | 3 | ns | |

^{(1) 3-}V Specifications apply from 2.7 V to 3.6 V, and 5-V specifications apply from 4.5 V to 5.5 V.

⁽²⁾ With 10-pf load.




TIMING REQUIREMENTS (see Figure 1) (continued)

All specifications typical at $T_A = -40^{\circ}\text{C}$ to 125°C , $V_{DD} = 2.7 \text{ V}$ to 5.5 V, unless otherwise specified.

| | PARAMETER | TEST CONDITIONS ⁽¹⁾ | MIN | TYP | MAX | UNIT |
|-----------------|---|--------------------------------|-----|-----|-----|------|
| | Delay time, CS and 10th falling edge of clock to | $V_{DD} = 3 V$ | -2 | | 4 | |
| t _{d6} | enter in powerdown (use max spec not to accidently enter in powerdown) Figure 3 | V _{DD} = 5 V | -2 | | 3 | ns |

DEVICE INFORMATION

SOT23 PACKAGE (TOP VIEW)



TERMINAL FUNCTIONS

| TERMINAL | | 1/0 | DESCRIPTION | | | | |
|----------|-----|-----|--|--|--|--|--|
| NAME | NO. | 1/0 | DESCRIPTION | | | | |
| V_{DD} | 1 | _ | Power supply input also acts like a reference voltage to ADC. | | | | |
| GND | 2 | _ | Ground for power supply, all analog and digital signals are referred with respect to this pin. | | | | |
| VIN | 3 | I | Analog signal input | | | | |
| SCLK | 4 | ı | Serial clock | | | | |
| SDO | 5 | 0 | Serial data out | | | | |
| CS 6 I | | I | Chip select signal, active low | | | | |

ADS7884 NORMAL OPERATION

The cycle begins with the falling edge of \overline{CS} . This point is indicated as **a** in Figure 1. With the falling edge of \overline{CS} , the input signal is sampled and the conversion process is initiated. The device outputs data while the conversion is in progress. The data word contains 2 leading zeros, followed by 10-bit data in MSB first format and padded by 4 lagging zeros.

The falling edge of \overline{CS} clocks out the first zero, and a second zero is clocked out on FIRST falling edge of the clock. Data is in MSB first format with the MSB being clocked out on the 2nd falling edge. Data is padded with four lagging zeros as shown in Figure 1. The conversion ends on the first rising edge of SCLK after the 11th falling edge. At this point the device enters the acquisition phase. This point is indicated by **b** in Figure 1.

Figure 1 shows device data is read in a sixteen clock frame. However, \overline{CS} can be asserted (pulled high) any time after 11 clocks have elapsed. SDO goes to 3-state with the \overline{CS} high level. The next conversion should not be started (by pulling \overline{CS} low) until the end of the quiet sampling time (t_q) after SDO goes to 3-state or until the minimum acquisition time (t_{acq}) has elapsed. To continue normal operation, it is necessary that \overline{CS} is not pulled high until point $\bf b$. Without this, the device does not enter the acquisition phase and no valid data is available in the next cycle. (Also refer to the Powerdown Mode section for more details.) \overline{CS} going high any time after the conversion start aborts the ongoing conversion and SDO goes to 3-state.

The high level of the digital input to the device is not limited to device V_{DD} . This means the digital input can go as high as 5.5 V when the device supply is 2.7 V. This feature is useful when digital signals are coming from another circuit with different supply levels. Also, this relaxes the restriction on powerup sequencing. However, the digital output levels (V_{OH} and V_{OL}) are governed by V_{DD} as listed in the Specifications table.




Figure 1. ADS7884 Interface Timing Diagram

ADS7885 NORMAL OPERATION

The cycle begins with the falling edge of \overline{CS} . This point is indicated as **a** in Figure 2. With the falling edge of \overline{CS} , the input signal is sampled and the conversion process is initiated. The device outputs data while the conversion is in progress. The data word contains 2 leading zeros, followed by 8-bit data in MSB first format and padded by 6 lagging zeros.

The falling edge of \overline{CS} clocks out the first zero, and a second zero is clocked out on FIRST falling edge of the clock. Data is in MSB first format with the MSB being clocked out on the 3rd falling edge. Data is padded with six lagging zeros as shown in Figure 2. On the 16th falling edge of SCLK, SDO goes to the 3-state condition. The conversion ends on the first rising edge of SCLK after the 9th falling edge. At this point the device enters the acquisition phase. This point is indicated by **b** in Figure 2.

Figure 2 shows device data is read in a sixteen clock frame. However, \overline{CS} can be asserted (pulled high) any time after 9 clocks have elapsed (after the 10th falling edge of SCLK). SDO goes to 3-state with the \overline{CS} high level. The next conversion should not be started (by pulling \overline{CS} low) until the end of the quiet sampling time (t_q) after SDO goes to 3-state or until the minimum acquisition time (t_{acq}) has elapsed. To continue normal operation, it is necessary that \overline{CS} is not pulled high until point **b**. Without this, the device does not enter the acquisition phase and no valid data is available in the next cycle. (Also refer to the Powerdown Mode section for more details.) \overline{CS} going high any time after the conversion start aborts the ongoing conversion and SDO goes to 3-state.

The high level of the digital input to the device is not limited to device V_{DD} . This means the digital input can go as high as 5.5 V when the device supply is 2.7 V. This feature is useful when digital signals are coming from another circuit with different supply levels. Also, this relaxes the restriction on powerup sequencing. However, the digital output levels (V_{OH} and V_{OL}) are governed by V_{DD} as listed in the Specifications section.




Figure 2. ADS7885 Interface Timing Diagram

POWER DOWN MODE

The device enters powerdown mode if $\overline{\text{CS}}$ goes high anytime after the 2nd SCLK falling edge to before the 10th SCLK falling edge. Ongoing conversion stops and SDO goes to 3-state under this powerdown condition as shown in Figure 3.






Figure 3. Entering Power Down Mode

A dummy cycle with \overline{CS} low for more than 10 SCLK falling edges brings the device out of powerdown mode. For the device to come to the fully powered up condition it takes 0.8 μs . \overline{CS} can be pulled high any time after the 10th falling edge as shown in Figure 4. Note that the powerup time of 0.8 μs is more than a single conversion cycle at 3 MSPS speed. This means the device requires three dummy conversion frames at 3 MSPS speed or one elongated dummy conversion frame. The data during dummy conversion frames is invalid.





Figure 4. Exiting Power Down Mode



TYPICAL CHARACTERISTICS ADS7884





0.5

0.25

-0.25

-0.5 — 2.7

Offset Error - LSBs

TYPICAL CHARACTERISTICS ADS7884 (continued)

DIFFERENTIAL NONLINEARITY

vs




Figure 14.
OFFSET ERROR

vs SUPPLY VOLTAGE

2.5 MSPS

= 25°C,

4.1

V_{DD} - Supply Voltage - V **Figure 17.**

3 MSPS


= 3 MSPS or 2.5 MSPS,


4.8

5.5

V_{DD} = 5 V at 3 MSPS,

V_{DD} = 3 V at 2.5 MSPS





OFFSET ERROR vs






Figure 18.




GAIN ERROR vs FREE-AIR TEMPERATURE



Copyright © 2008, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS ADS7884 (continued)








Figure 22.







TYPICAL CHARACTERISTICS ADS7885








TYPICAL CHARACTERISTICS ADS7885 (continued)




















TYPICAL CHARACTERISTICS ADS7885 (continued)






128

192

256

64



-0.4 0



APPLICATION INFORMATION




Figure 43. Typical Equivalent Sampling Circuit

Driving the VIN and V_{DD} Pins of the ADS7884 and ADS7885

The VIN input to the ADS7884 and ADS7885 should be driven with a low impedance source. In most cases additional buffers are not required. In cases where the source impedance exceeds 200 Ω , using a buffer would help achieve the rated performance of the converter. The THS4031 is a good choice for the driver amplifier buffer.

The reference voltage for the ADS7884 and ADS7885 A/D converters are derived from the supply voltage internally. The devices offer limited low-pass filtering functionality on-chip. The supply to these converters should be driven with a low impedance source and should be decoupled to the ground. A 1-µF storage capacitor and a 10-nF decoupling capacitor should be placed close to the device. Wide, low impedance traces should be used to connect the capacitor to the pins of the device. The ADS7884 and ADS7885 draw very little current from the supply lines. The supply line can be driven by either:

- Directly from the system supply.
- A reference output from a low drift and low drop out reference voltage generator like REF3030 or REF3130.
 The ADS7884 and ADS7885 can operate off a wide range of supply voltages. The actual choice of the reference voltage generator would depend upon the system. Figure 45 shows one possible application circuit.
- A low-pass filtered version of the system supply followed by a buffer like the zero-drift OPA735 can also be
 used in cases where the system power supply is noisy. Care should be taken to ensure that the voltage at the
 V_{DD} input does not exceed 7 V (especially during power up) to avoid damage to the converter. This can be
 done easily using single supply CMOS amplifiers like the OPA735. Figure 46 shows one possible application
 circuit.




Figure 44. Supply/Reference Decoupling Capacitors




Figure 45. Using the REF3030 Reference






Figure 46. Buffering with the OPA735

www.ti.com

11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|------------------|-----------------------|------|---------------|---------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| ADS7884SDBVR | Active | Production | SOT-23 (DBV) 6 | 3000 LARGE T&R | Yes | SN | Level-2-260C-1 YEAR | -40 to 125 | 7884 |
| ADS7884SDBVR.A | Active | Production | SOT-23 (DBV) 6 | 3000 LARGE T&R | Yes | SN | Level-2-260C-1 YEAR | -40 to 125 | 7884 |
| ADS7884SDBVT | Active | Production | SOT-23 (DBV) 6 | 250 SMALL T&R | Yes | SN | Level-2-260C-1 YEAR | -40 to 125 | 7884 |
| ADS7884SDBVT.A | Active | Production | SOT-23 (DBV) 6 | 250 SMALL T&R | Yes | SN | Level-2-260C-1 YEAR | -40 to 125 | 7884 |
| ADS7885SDBVR | Active | Production | SOT-23 (DBV) 6 | 3000 LARGE T&R | Yes | SN | Level-2-260C-1 YEAR | -40 to 125 | 7885 |
| ADS7885SDBVR.A | Active | Production | SOT-23 (DBV) 6 | 3000 LARGE T&R | Yes | SN | Level-2-260C-1 YEAR | -40 to 125 | 7885 |
| ADS7885SDBVT | Active | Production | SOT-23 (DBV) 6 | 250 SMALL T&R | Yes | SN | Level-2-260C-1 YEAR | -40 to 125 | 7885 |
| ADS7885SDBVT.A | Active | Production | SOT-23 (DBV) 6 | 250 SMALL T&R | Yes | SN | Level-2-260C-1 YEAR | -40 to 125 | 7885 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021


TAPE AND REEL INFORMATION





| Α0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| All differisions are nominal | | | | | | | | | | | | |
|------------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| ADS7884SDBVR | SOT-23 | DBV | 6 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| ADS7884SDBVT | SOT-23 | DBV | 6 | 250 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| ADS7885SDBVR | SOT-23 | DBV | 6 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| ADS7885SDBVT | SOT-23 | DBV | 6 | 250 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |

www.ti.com 5-Jan-2021




*All dimensions are nominal

| 7 till dilliforioriorio di o riorinirial | | | | | | | |
|--|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| ADS7884SDBVR | SOT-23 | DBV | 6 | 3000 | 213.0 | 191.0 | 35.0 |
| ADS7884SDBVT | SOT-23 | DBV | 6 | 250 | 213.0 | 191.0 | 35.0 |
| ADS7885SDBVR | SOT-23 | DBV | 6 | 3000 | 213.0 | 191.0 | 35.0 |
| ADS7885SDBVT | SOT-23 | DBV | 6 | 250 | 213.0 | 191.0 | 35.0 |



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025