

Data sheet acquired from Harris Semiconductor SCHS092C – Revised July 2003

CD4724B Types

CMOS 8-Bit Addressable Latch

High-Voltage Types (20-Volt Rating)

■ CD4724B 8-bit addressable latch is a serial-input, parallel-output storage register that can perform a variety of functions.

Data are inputted to a particular bit in the latch when that bit is addressed (by means of inputs AO, A1, A2) and when WRITE DISABLE is at a low level. When WRITE DISABLE is high, data entry is inhibited; however, all 8 outputs can be continuously read independent of WRITE DISABLE and address inputs.


A master RESET input is available, which resets all bits to a logic "O" level when RESET and WRITE DISABLE are at a high level. When RESET is at a high level, and WRITE DISABLE is at a low level, the latch acts as a 1-of-8 demultiplexer; the bit that is addressed has an active output which follows the data input, while all unaddressed bits are held to a logic "O" level.

The CD4724B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Feature

- Selial date input
 Active parallel output
- Storage register capability
 Master clear
- Can function as demultiplexer
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V (full package-temperature range), 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at VDD = 5 V, 2 V at VDD = 10 V, 2.5 V at VDD = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

MANUFALINA DATINGS Absolute-Maximum Values:



Applications:

- Multi-line decoders
- A/D converters

MAXIMUM RATINGS, Absolute Maximum values
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to Vcc Terminal)
MIDDLE TWO STAGE RANGE, ALL INPUTS0.5V TO VDD +0.5V
DC INPUT SURBENT, ANY ONE INPUT ±10mA
DOWNED DISSIPATION PER PACKAGE (PD):
Enr T 5500 to 1 10000
For Ta = +100°C to ±125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA - FILL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW
ODED AT SUB-TEMPERATI IRE RANGE (TA)
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
STORAGE LEMPERATURE HANGE (ISTIG)
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max





Fig. 1 - Logic diagram of CD47248 and detail of 1 of 8 latches.



TERMINAL ASSIGNMENT




Fig. 2— Typical output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C (Unless otherwise specified) For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	SEE	V _{DD}	LIM	LIMITS		
	FIG. 15*	(V)	MIN.	MAX.	UNITS	
Supply Voltage Range: (At T _A = Full Package Temperature Range)			3	18	٧	
Pulse Width, tw		5	200	-	*****	
Data	(4)	10	100	_		
		15	80			
	8	5	400	1	ns	
Address		10	200	1	113	
		15	125	_		
	T	5	150	-		
Reset	(5)	10	75			
		15	50	_		
Setup Time, t _S		5	100	_		
Data to WRITE DISABLE	(6)	10	50	_		
		15	35	_	ns	
Hold Time, t _H		5	150	_		
Data to WRITE DISABLE	7	10	75	_	ns	
		15	50	_		

*	Circled numbers	refer to t	imes indi	cated on	master timino	disgram

Note: In addition to the above characteristics, a WRITE DISABLE ON time (the time that WRITE DISABLE is at a high level) must be observed during an address change for the total time that the external address lines A0, A1, and A2 are settling to a stable level, to prevent a wrong cell from being addressed.





Fig. 5- A/D converter



WD - WRITE DISABLE

R = RESET




Fig. 3- Definition of WRITE DISABLE ON time.




Fig. 4— Minimum output low (sink) current characteristics.





Fig.6 -- Typical output high (source) current characteristics.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	NOITION	is	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
ISTIC	٧o	VIN	VDD				البيساح		+25		DIVITA
	(V).	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device		0,5	5	5	5	150	150		0.04	5	ıΑ
Current,		0,10	10	10	10	300	300		0.04	10	
IDD Max.	_	0,15	15	20	20	600	600	_	0.04	20	μ^
-		0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	- 1	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	mÁ
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	ı	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		
(Source) Current,	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	- :	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	_	0,5	5	0.05				_	0	0.05	
Low-Level, VOL Max.	-	0,10	10	0.05				_	0	0.05	
VOL IMAX.	_	0,15	15		0	.05		_	0	0.05	٧
Output Voltage:	-]	0,5	5		4	.95		4.95	5	_	
High-Level,	_	0,10	10		9	.95		9.95	10	-	
VOH Min.	-	0,15	15		14	1.95		14.95	15	_	
Input Low	0.5, 4.5	_	5		1	.5			—	1.5	
Voltage,	1, 9	-	10			3		_	T =	3	
VIL Max.	1.5,13.5	_	15			4		-	-	4	
Input High	0.5, 4.5	_	5	3.5			3.5		_	'	
Voltage,	1, 9	-	10	7			7		[<u>-</u>]		
VIH Min.	1.5,13.5	-	15			11		11	_	-	<u> </u>
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μA



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).




Fig.7 - Minimum output high (source) current characteristics.




Fig. 8 — Typical propagation delay time (data to On) vs. load capacitance.




Fig. 9 — Typical transition time vs. load capacitance.




Fig. 10 — Typical dynamic power dissipation vs. address cycle time.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25° C, C_L = 50 pF, Input t_r , t_f = 20 ns, R_L = 200 $K\Omega$

	CONDI	TIONS	I .	LIMITS		
CHARACTERISTIC	SEE	V _{DD}	ALL PACE	AGE TYPES	UNITS	
	Fig. 15*	(V)	TYP.	MAX.		
Propagation Delay: tpLH.		5	200	400		
^t PHL		10	75	150		
Data to Output,		15	50	100		
WRITE DISABLE		5	200	400		
to Output, _{tPLH} ,	②	10	80	160	ns	
^t PHL	<u> </u>	15	60	120		
		5	175	350		
Reset to Output,	③	10	80	160		
tphl		15	65	130		
Address to Output,		5	225	450		
tPLH	 	10	100	200		
^t PHL		15	75	150		
Transition Time, t _{THL}		5	100	200		
(Any Output) t _{TLH}		10	50	100	ns	
		15	40	80		
Minimum Pulse		5	100	200	-	
Width, t _W	4	10	50	100	ns	
Data	-	15	40	80		
		5	200	400		
Address	8	10	100	200	ns	
		15	65	125		
		5	75	150		
Reset	⑤	10	40	75	ns	
		15	25	50		
Minimum Setup		5	50	100		
Time, t _S	6	10	25	50	ns	
Data to WRITE DISABLE		15	20	35		
Minimum Hold		5	75	150		
Time, t _H	①	10	40	75	ns	
Data to WRITE DISABLE		15	25	50		
Input Capacitance, CIN	Any Int	out	5	7.5	pF	




Fig. 11— Quiescent device current test circuit.




Fig. 12-Input voltage test circuit.




Fig. 13- Input current test circuit,

9205-27402




Fig. 14- 1 of 16 decoder/demultiplexer,




Fig 16— Multiple selection decoding — 4 x 4 crosspoint switch.

11-Nov-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CD4724BE	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4724BE
CD4724BE.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4724BE
CD4724BF3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4724BF3A
CD4724BF3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4724BF3A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4724B, CD4724B-MIL:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

Military : CD4724B-MIL

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4724BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4724BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4724BE.A	N	PDIP	16	25	506	13.97	11230	4.32
CD4724BE.A	N	PDIP	16	25	506	13.97	11230	4.32

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025