## CY29FCT520T MULTILEVEL PIPELINE REGISTER WITH 3-STATE OUTPUTS

SCCS011C - MAY 1994 - REVISED NOVEMBER 2001

- Function, Pinout, and Drive Compatible With FCT, F Logic, and AM29520
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Version of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Single- and Dual-Pipeline Operation Modes
- Multiplexed Data Inputs and Outputs
- CY29FCT520T
  - 64-mA Output Sink Current
     32-mA Output Source Current
- CY29FCT520ATDMB, CY29FCT520BTDMB
  - 32-mA Output Sink Current
     12-mA Output Source Current
- 3-State Outputs

#### 24 1 V<sub>CC</sub> l<sub>0</sub> 11 [ 23 [] S<sub>0</sub> D<sub>0</sub> **[**] 3 22 ∏ S<sub>1</sub> $D_1 \ \square \ 4$ 21 Y<sub>0</sub> $D_2 \square 5$ 20 TY 19 Y<sub>2</sub> $D_3 \ \square \ 6$ $D_4 \ \square 7$ 18 TY3 D<sub>5</sub> [] 8 17 🛮 Y<sub>4</sub> $D_6 \square 9$ 16 Y<sub>5</sub> D<sub>7</sub> 10 15 X Y<sub>6</sub> CLK [] 11 14 X Y<sub>7</sub> 13 OE GND 🛮 12

D, P, OR SO PACKAGE (TOP VIEW)

## description

The CY29FCT520T is a multilevel 8-bit-wide pipeline register. The device consists of four registers, A1, A2, B1, and B2, which are configured by the instruction inputs  $I_0$ ,  $I_1$  as a single four-level pipeline or as two two-level pipelines. The contents of any register can be read at the multiplexed output at any time by using the multiplex-selection controls ( $S_0$  and  $S_1$ ).

The pipeline registers are positive-edge triggered, and data is shifted by the rising edge of the clock input. Instruction I = 0 selects the four-level pipeline mode. Instruction I = 1 selects the two-level B pipeline, while I = 2 selects the two-level A pipeline. I = 3 is the hold instruction; no shifting is performed by the clock in this mode.

In the two-level operation mode, data is shifted from level 1 to level 2 and new data is loaded into level 1.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### PIPELINE INSTRUCTION TABLE

I =	: O	I = 1		I =	: 2	I = 3		
l <sub>1</sub> = 0	I <sub>0</sub> = 0	l <sub>1</sub> = 0	l <sub>0</sub> = 1	l <sub>1</sub> = 1	l <sub>0</sub> = 0	l <sub>1</sub> = 1	l <sub>0</sub> = 1	
A1 A2	B1 B2	A1 A2	B1 B2	A1 A2	B1	A1 A2	B1	
Single four-level Dual two-level						Но	old	

### **ORDERING INFORMATION**

TA	PACI	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - SO	Tube	6.0	CY29FCT520CTSOC	29FCT520C
	3010 - 30	Tape and reel	6.0	CY29FCT520CTSOCT	29FC1520C
	SOIC - SO	Tube	7.5	CY29FCT520BTSOC	29FCT520B
–40°C to 85°C	3010 - 30	Tape and reel	7.5	CY29FCT520BTSOCT	29FC1320B
	DIP – P Tube		14.0	CY29FCT520ATPC	CY29FCT520ATPC
	SOIC - SO	Tube	14.0	CY29FCT520ATSOC	29FCT520A
	3010 - 30	Tape and reel	14.0	CY29FCT520ATSOCT	29FC1320A
–55°C to 125°C	CDIP – D	Tube	8.0	5962-9220504MLA (CY29FCT520BTDMB)	
-55°C (0°125°C	CDIP - D	Tube	16.0	5962-9220502MLA (CY29FCT520ATDMB)	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


### **FUNCTION TABLE**

INP	UTS	OUTPUT				
S <sub>1</sub>	s <sub>0</sub>	0011-01				
1	1	A1				
1	0	A2				
0	1	B1				
0	0	B2				



SCCS011C - MAY 1994 - REVISED NOVEMBER 2001

## logic diagram



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	0.5 V to 7 V
DC input voltage range	
DC output voltage range	
DC output current (maximum sink current/pin)	
Package thermal impedance, θ <sub>JA</sub> (see Note 1): P package	
(see Note 2): SO package	
Ambient temperature range with power applied, T <sub>A</sub>	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



# CY29FCT520T **MULTILEVEL PIPELINE REGISTER** WITH 3-STATE OUTPUTS

SCCS011C - MAY 1994 - REVISED NOVEMBER 2001

## recommended operating conditions (see Note 3)

		CY29FCT520ATDMB CY29FCT520BTDMB			CY29FCT520T			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
loh	High-level output current			-12			-32	mA
loL	Low-level output current			32			64	mA
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		FCT520A FCT520B		CY	29FCT52	0Т	UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
Vers	$V_{CC} = 4.5 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$		-0.7	-1.2				V
VIK	$V_{CC} = 4.75 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$					-0.7	-1.2	V
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -12 \text{ mA}$	2.4	3.3					
Voн	V <sub>CC</sub> = 4.75 V				2.4	3.3		V
	$I_{OH} = -32 \text{ mA}$				2			
Voi	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 32 \text{ mA}$		0.3	0.55				V
VOL	$V_{CC} = 4.75 \text{ V},  I_{OL} = 64 \text{ mA}$					0.3	0.55	V
$V_{hys}$	All inputs		0.2			0.2		٧
1.	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = V_{CC}$			5				μΑ
ΙĮ	$V_{CC} = 5.25 \text{ V},  V_{IN} = V_{CC}$						5	μΑ
lu.	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$			±1				μА
lіН	$V_{CC} = 5.25 \text{ V},  V_{IN} = 2.7 \text{ V}$						±1	μΑ
1	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$			±1				μΑ
ΊL	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$						±1	μΛ
l <sub>off</sub>	$V_{CC} = 0 \text{ V}, \qquad V_{OUT} = 4.5 \text{ V}$			±1			±1	μΑ
. +	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$	-60	-120	-225				mA
los‡	$V_{CC} = 5.25 \text{ V},  V_{OUT} = 0 \text{ V}$				-60	-120	-225	ША
lozu	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$			10				μΑ
IOZH	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$						10	μΑ
lo=:	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$			-10				μΑ
IOZL	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$						-10	μΑ
loo	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2$	V	0.1	0.2				mA
Icc	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad \qquad V_{IN} \ge V_{CC} - 0.2$	V				0.1	0.2	111/4
Aloo	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4 \text{ V}$ , $f_1 = 0$ , Outputs open		0.5	2				mA
∇ICC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.4 \text{ V}$ , $f_1 = 0$ , Outputs open					0.5	2	IIIA

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Per TTL-driven input (VIN = 3.4 V); all other inputs at VCC or GND



<sup>‡</sup> Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests,  $I_{\mbox{OS}}$  tests should be performed last.

SCCS011C - MAY 1994 - REVISED NOVEMBER 2001

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER		TEST CONDITION	NS		CT520A		CY	29FCT52	0Т	UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX			
1 ¶	V <sub>CC</sub> = 5.5 V, Ou One bit switching V <sub>IN</sub> ≤ 0.2 V or V <sub>I</sub>	at 50% duty cycle,		0.06	0.12				mA/	
ICCD¶	$V_{CC} = 5.25 \text{ V, O}$ One bit switching $V_{IN} \le 0.2 \text{ V or V}_{I}$					0.06	0.12	MHz		
		One bit switching at f <sub>1</sub> = 5 MHz at	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	$V_{CC} = 5.5 \text{ V},$ Outputs open, $f_0 = 10 \text{ MHz},$ OE = GND	50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4				
		Eight bits switching at f <sub>1</sub> = 5 MHz at	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		2.8	5.6				
. #		50% duty cycle	V <sub>IN</sub> = 3.4 V or GND		5.1	14.3				
l <sub>C</sub> #		One bit switching at f <sub>1</sub> = 5 MHz at	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	mA
	V <sub>CC</sub> = 5.25 V, Outputs open,	50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1.2	3.4	
	$f_0 = 10 \text{ MHz},$ $\overline{OE} = \text{GND}$	Eight bits switching at	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					2.8	5.6	
		f <sub>1</sub> = 5 MHz at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND					5.1	14.3	
C <sub>i</sub>					5	10		5	10	pF
Co					9	12		9	12	pF

<sup>&</sup>lt;sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 $\Delta I_{CC}$  = Power-supply current for a TTL high input ( $V_{IN} = 3.4 \text{ V}$ )

D<sub>H</sub> = Duty cycle for TTL inputs high

N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>
I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero

= Input signal frequency

= Number of inputs changing at f<sub>1</sub>

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I<sub>CC</sub> formula.



This parameter is derived for use in total power-supply calculations.

<sup>#</sup>IC =  $I_{CC} + \Delta I_{CC} \times D_H \times N_T + I_{CCD} (f_0/2 + f_1 \times N_1)$ 

# CY29FCT520T MULTILEVEL PIPELINE REGISTER WITH 3-STATE OUTPUTS

SCCS011C - MAY 1994 - REVISED NOVEMBER 2001

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			CY29FCT520	ATDMB	CY29FCT520	ВТОМВ	UNIT
			MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, CLK high or low		8		6		ns
	0	Data	6		2.8		no
t <sub>su</sub>	Setup time, before CLK↑	I	6		4.5		ns
٠.	Hold time, after CLK↑	Data	2		2		no
<sup>t</sup> h	Hold time, after CLK	I	2		2		ns

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			CY29FCT	520AT	CY29FCT	520BT	CY29FCT	520CT	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, CLK high or low		7		5.5		5.5		ns
Γ.	Output the state of the Court OLIVA	Data	5		2.5		2.5		no
t <sub>su</sub>	Setup time, before CLK↑	1	5		4		4		ns
	Lold time of the CLK	Data	2		2		2		
th	Hold time, after CLK↑	I	2		2		2		ns

## switching characteristics over operating free-air temperature range (see Figure 1)


PARAMETER	FROM	то	CY29FCT520	DATDMB	CY29FCT52	DBTDMB	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	ONT	
tPLH	CLK	V	2	16	2	8		
t <sub>PHL</sub>	OLK	ı	2	16	2	8	ns	
t <sub>PLH</sub>	So or S.	V	2	15	2	8	20	
t <sub>PHL</sub>	S <sub>0</sub> or S <sub>1</sub>	ī	2	15	2	8	ns	
t <sub>PHZ</sub>	ŌĒ	V	1.5	13	1.5	7.5	ns	
t <sub>PLZ</sub>	ÜE	Y	1.5	13	1.5	7.5	110	
<sup>t</sup> PZH	ŌĒ	V	1.5	16	1.5	8	ns	
<sup>t</sup> PZL	OE .	ſ	1.5	16	1.5	8	110	

## switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY29FC1	7520AT	CY29FC1	520BT	CY29FCT520CT		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	CLK		2	14	2	7.5	2	6	20
t <sub>PHL</sub>	CLK	Y	2	14	2	7.5	2	6	ns
t <sub>PLH</sub>	So or S	Y	2	13	2	7.5	2	6	ns
t <sub>PHL</sub>	S <sub>0</sub> or S <sub>1</sub>		2	13	2	7.5	2	6	115
<sup>t</sup> PHZ	ŌĒ	V	1.5	12	1.5	7	1.5	6	ns
t <sub>PLZ</sub>	OE	Y	1.5	12	1.5	7	1.5	6	115
<sup>t</sup> PZH	ŌĒ	V	1.5	15	1.5	7.5	1.5	6	20
<sup>t</sup> PZL	OE .	ī	1.5	15	1.5	7.5	1.5	6	ns



### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(0)
5962-9220502MLA	Active	Production	CDIP (JT)   24	15   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9220502ML A
5962-9220504MLA	Active	Production	CDIP (JT)   24	15   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9220504ML A
CY29FCT520ATSOC	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	29FCT520A
CY29FCT520ATSOC.B	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	29FCT520A
CY29FCT520BTSOC	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	29FCT520B
CY29FCT520BTSOC.B	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	29FCT520B

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CY29FCT520ATSOC	DW	SOIC	24	25	506.98	12.7	4826	6.6
CY29FCT520ATSOC.B	DW	SOIC	24	25	506.98	12.7	4826	6.6
CY29FCT520BTSOC	DW	SOIC	24	25	506.98	12.7	4826	6.6
CY29FCT520BTSOC.B	DW	SOIC	24	25	506.98	12.7	4826	6.6

## JT (R-GDIP-T\*\*)

### 24 LEADS SHOWN

### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025