SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197, SN74S1

SDLS077

OCTOBER 1976-REVISED MARCH 1988

- Performs BCD, Bi-Quinary, or Binary Counting
- Fully Programmable
- Fully Independent Clear Input
- Input Clamping Diodes Simplify System Design
- Output Q_A Maintains Full Fan-out Capability In Addition to Driving Clock-2 Input

	GUARAI	NTEED	TYPICAL
TYPES	COUNT FR	EQUENCY	POWER DISSIPATION
	CLOCK 1	CLOCK 2	FUNER DISSIFATION
196, 197	0-50 MHz	0-25 MHz	240 mW
'LS196, 'LS197	0-30 MHz	0-15 MHz	80 mW
'\$196, 'S197	0-100 MHz	0-50 MHz	375 mW

description

These high-speed monolithic counters consist of four d-c coupled, master-slave flip-flops, which are internally interconnected to provide either a divide-by-two and a divide-by-five counter ('196, 'LS196, 'S196) or a divide-by-two and a divide-by-eight counter ('197, 'LS197, 'S197). These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.


These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

All inputs are diode-clamped to minimize transmission-line effects and simplify system design. These circuits are compatible with most TTL logic families. Series 54, 54LS, and 54S circuits are characterized for operation over the full military temperature range of -55° C to 125°C; Series 74, 74LS, and 74S circuits are characterized for operation from 0°C to 70°C.

SN54196, SN54LS196, SN54S196, SN54197, SN54LS197, SN54S197...J OR W PACKAGE SN74196, SN74197...N PACKAGE SN74LS196, SN74S196, SN74LS197, SN74S197...D OR N PACKAGE (TOP VIEW)

LOAD		U14 Vcc
α _C □	2	13 CLR
с□	3	12 □ Q _D
ΑC	4	ס⊈וו
Ω _Α □	5	10ДВ
CLK 2	6	эДОВ
GND 🗀	7	8 □ CLK 1

\$N54L\$196, \$N54\$196, \$N54L\$197, \$N54\$197...FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbols[†]

'197, 'LS197, 'S197 '196, 'LS196, 'S196 LOAD (1) CLR (13) CLR 1131 CT - 0 CLK1 (8) (8) DIV2 CLK1 A (4) A (4) QΑ 10 10 CLK2 (6) (6) B (10) -Qa -QR (10) (2) 121 -Qc (3) -ac ·Ωn · an (11)

Pin numbers shown are for D, J, N, and W packages.

[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197, SN74S1

typical count configurations

'196, 'LS196, and 'S196 typical count configurations and function tables are the same as those for '176.


'197, 'LS197, and 'S197 typical count configurations and function tables are the same as those for '177.


logic diagrams


'196, 'LS196, and 'S196 logic diagrams are the same as those for '176.

'197, 'LS197, and 'S197 logic diagrams are the same as those for '177.

schematics of inputs and outputs







SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .										 _							7 V
Input voltage							_										5.5 V
Interemitter voltage (see Note 2) .																	5.5 V
Operating free-air temperature range:	SN54196,	SNE	4197	7 Cir	rcuit	5							_Ę	ر ئۇ	Сt	o 1	25°C
	SN74196,																
Storage temperature range , .																	

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the Clear and Load inputs.

recommended operating conditions

		SN54	4196, SN	54197	SN74	196, SN7	74197	
		MIN	NOM	MAX	MIN	NOM	MAX	וואט
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-800			-800	μА
Low-level output current, IOL				16			16	mA
0	Clock-1 input	0		50	0		50	
Count frequency	Clock-2 input	0		25	0		25	MH:
	Clock-1 input	10			10			
B. C. C. C.	Clock-2 input	20			20			١
Pulse width, t _w	Clear	15			15		•	ns
	Load	20			20			
January Marie 20	High-level data	tw(load)			tw(load)			
Input hold time, th (see Nate 3)	Low-level data	t _{w{load}}			tw(foad)			ns
In the state of th	High-level data	10			10			
Input setup time, t _{su} (see Note 3)	Low-level data	15			15			ns
Count enable time, ten (see Note 4)		20			20			ns
Operating free-air temperature, TA		-55		125	0		70	ĵ,C

- NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.
 - 4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	i	TEST C	ONDITION	et	SN54	196, SN	74196	SN54	197, SN	74197	
		· 	1231 0	DIADI LIDIA	<i>ې</i>	MIN	TYP‡	MAX	MIN	TYP‡	MAX	TINU
v_{IH}	High-level input voltage					2			2			V
VIL	Low-level input voltage							0.8			0.8	V
v_{IK}	Input clamp voltage		V _{CC} = MIN,	I _I = -12 m	A			-1.5			-1.5	V
Vон	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V,		2.4	3.4		2.4	3.4		v
VoL	Low-level output voltage	!	V _{CC} = MIN, V _{IL} = 0.8 V,				0.2	0.4	·	0,2	0.4	V
IJ	Input current at maximu	m input voltage	V _{CC} = MAX,	V ₁ = 5.5 V				1 ;			1	mΑ
		Data, Load						40			40	
l _{tH}	High-level input current	Clear, clock 1	VCC = MAX,	V ₁ = 2.4 V				80			80	μА
		Clack 2						120			80	<u> </u>
		Data, Load						-1.6		***************************************	-1.6	
ı	The Hered Street Advanced	Clear	7,,					-3.2		-	-3.2	İ
ΊL	Low-level input current	Clock 1	Vcc = MAX, '	V = U.4 V				-4.8			-4.8	mΑ
		Clock 2						-6.4			-3,2	
laa	Chart size it autout auto	ant 8	V	`	SN54'	-20		-57	-20		-57	
'os	Short-circuit output curr	ents	V _{CC} = MAX		SN74'	-18		-57	-18		-57	mΑ
Icc	Supply current		V _{CC} = MAX,	See Note 5			48	59		48	59	mΑ

NOTE 5: ICC is measured with all inputs grounded and all outputs open.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER#	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		SN5419 SN7419		l	N5419		UNIT
	(IIII-O1)	10011017		MIN	TYP	MAX	MIN	TYP	MAX	1
fmax	Clock 1	QA		50	70		50	70	•	MHz
tPLH	Clock 1	QA			7	12		7	12	
^t PHL	GIOCK I	Ψ _A			10	15		10	15	ns
ŧРLН	Clock 2	o _B			12	18		12	18	
tPHL_	CIGER 2				14	21		14	21	ns
^t PLH	Clock 2	Q _C			24	36		24	36	
tPHL	CIDEN 2		$C_L = 15 pF$,		28	42		28	42	ns
₹PLH	Clock 2	Q _D	$R_L = 400 \Omega$		14	21		36	54	
₹PHL	GIOCK 2	40	See Note 6		12	18		42	63	ns
tpLH	A, B, C, D	α _A , α _B , α _C , α _D			16	24		16	24	
tPHL .	1, 3, 0, 5	-A, -B, -C, -C)			25	38		25	38	ns
†PLH	Load	Апу			22	33		22	33	
tPHL		7			24	36	-	24	36	ns
[†] PHL	Clear	Any			25	37		25	37	ns

 $^{\#}f_{\text{max}} = \text{maximum count frequency}.$

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that testing f_{max}, V_{IL} = 0.3 V.



[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

Not more than one output should be shorted at a time.


¹⁰A outputs are tested at I_{OL} = 16 mA plus the limit value of I_{IL} for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.


tpLH = propagation delay time, low-to-high-level output.


tpHL ≡ propagation delay time, high-to-low-level autput.


SN54LS196, SN54LS197, SN74LS196, SN74LS197 30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

schematics of inputs and outputs









absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)			7 V
Input voltage			5.5 V
Operating free-air temperature range:	SN54LS196, SN54LS197	Circuits	-55°C to 125°C
•	SN74LS196, SN74LS197	Circuits	0°C to 70°C
Storage temperature range			-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54LS1	96, SN5	4LS197	SN74LS1	96, SN7	4LS197	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
IOH	High-level output current			_	-400			-400	μА
loL	Low-level output current				4			В	mΑ
	Count frequency	Clock-1 input	0		30	0		30	
	Count frequency	Clack-2 input	0		15	0		15	MHz
		Clock-1 input	20			20			
	Pulse width	Clock-2 input	30			30			
t _w	ruise wiatti	Clear	15			15			ns
		Load	20			20			
4.	Input hold time, (see Note 3)	High-level data	tw(loai	d)		tw(loa	d)		
th	input noid ame, isse Note 3/	Low-level data	tw(load	d)		tw(loa	d)		ns
	In the same of the Albana 21	High-level data	10			10			
^t su	Input setup time, (see Note 3)	Low-level data	15			15			ns
• • •	Course and a simple state of the state of th	Clock 1	30			30			
[†] enable	Count enable time, (see Note 4)	Clock 2	50			50			ns
Тд	Operating free-air temperature		55		125	0	•	70	°C

- NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.
 - 4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

SN54LS196, SN54LS197, SN74LS196, SN74LS197 30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						Sf	V54LS1	96	l sr	174LS1	96	
	PARAMI	ETER	TES	ST CONDITION:	S†	St	154LS1	97	SF	174LS1	97	UNIT
						MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	
Vitt	High-level input v	voltage				2			_ 2			٧
VIL	Low-level input v	oltage	-					0.7			8.0	٧
v_{IK}	Input clamp volta	age	VCC = MIN,	I _I = -18 mA				-1.5			−1.5	٧
۷ОН	High-level output	t voltage	V _{CC} = MIN,			2.5	3.4	-	2,7	3.4		٧
			VCC = MIN,	, I _{OH} = -400 μ/ V _{IH} = 2 V,	IOL = 4 mA		0,25	0,4		0.25	0.4	<u> </u>
VOL	Low-level output	voitage	VIL = VIL max		IOL = 8 mA®					0.35	0.5	\ \
	Laguet augrant	Data, Load						0.1			0.1	
1.	Input current at maximum	Clear, ctock 1	V _{CC} + MAX,	V = = U				0,2			0.2	
Ч	input voltage	Clock 2 of 'LS196	VCC - IVIAA,	VI - 3.5 V		_		0.4			0.4	mA
	mpat vortage	Clock 2 of 'LS197						0.2			0.2	
	•	Data, Load						20			20	
1	High-level	Clear, clock 1	V _{CC} = MAX,	V ₁ = 2.7.V				40			40	μΑ
ΉН	input current	Clock 2 of 'LS196	VCC - IWAA,	V 1 - 2.7 V				80			80	, ,,,
		Clock 2 of 'LS197						40			40	
		Data, Load						-0.4			-0.4	
	Low-level	Clear						-0.8			-0.8	
ΙΙL	Input current	Clock 1	VCC = MAX,	V _j = 0.4 V				-2.4			-2.4	mΑ
		Clock 2 of 'LS196						-2.8			-2.8	l
		Clock 2 of 'LS197						-1.3			-1.3	
los	Short-circuit outp	out current\$	VCC = MAX			-20		-100	-20		-100	_
ICC	Supply current		V _{CC} = MAX,	See Note 5			16	27		16	27	mA

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 5. $I_{\mbox{CC}}$ is measured with all inputs grounded and all outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER#	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	1	154LS1 174LS1			154 LS1 174 LS1		דומט
	(IIVFU1)	(001201)		MIN	TYP	MAX	MIN	TYP	MAX	
f _{max}	Clock 1	Q _A		30	40		30	40		MHz
tPLH	Clock 1	QA			8	15		8	15	пъ
tPHL	CIOCK	UA			13	20		14	21	
tPLH	Clock 2	n _e			16	24		12	19	ns
tPHL	Olock 2	αB			22	33		23	35	113
[†] PLH	Clock 2	0-	C _L = 15 pF,		38	57		34	51	П\$
t P HL	CIOCK 2	o _C	=		41	62		42	63	115
[†] PLH	Clock 2		R _L = 2 kΩ, See Note 6		12	18		55	78	
¹₽HĻ	CIOCK 2	_{QD}	See Note 6		30	45		63	95	ns
^t PLH				<u></u>	20	30		18	27	
tPHL	A, B, C, D	α _A , α _B , α _C α _D			29	44		29	44	ns
^t PLH	Load	Λ			27	41		26	39	
tPHL.	LONG	Any			30	45		30	45	n.s
tPH L	Clear	Any			34	51		34	51	ns

[#]f_{max} ≡ maximum count frequency.

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that $t_f \le 15$ ns, $t_f \le 6$ ns, and $V_{ref} = 1.3$ V (as opposed to 1.5 V).



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.


^{\$}Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


^{*} QA outputs are tested at specified IQL plus the limit value of I_|L for the clock-2 input. This permits driving the clock-2 input while maintaining full fan-out capability.


TIPE TO THE Propagation delay time, low-to-high-level output, tpHL ≡ propagation delay time, high-to-low-level output.

SN54S196, SN54S197, SN74S196, SN74S197 100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)											 									. 7	V
Input voltage			-	-				÷			 	 	-	-		-			÷	5.5	٧
Operating free-air temperature range:	SN	545	5196	3, 5	SNE	45	197	' Ci	rcuit	S			-				_	55°	C to	125	С
	SN	748	3196	3, 5	SN7	4 S	197	' Çi	rcuit	5		 						0	°C t	o 70°	С
Storage temperature range											 							65°	C to	1 50 °	С

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54	S196, SN5	4S197	SN745	S196, SN7	4\$197	UNIT
		MIN	MOM	MAX	MIN	NOM	MAX	וואט
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-1		•	-1	mA
Low-level output current, IOL				20			20	mA
Clark former	Clock-1 input	0		100	0		100	MHz
Clock frequency	Clock-2 input	0		50	0		50	MHZ
	Clock-1 input	5			5			
6.1	Clock-2 input	10			10]
Pulse width, t _W	Clear	30			30		•	ns
	Load	5			5			1
No. 2	High-level data	31			31			
Input hold time, th (see Note 3)	Low-level data	31			31			ns
Inner Mate 21	High-level data	61			61			
Input setup time, t _{SU} (see Note 3)	Low-level data	61			61			ns
Count enable time, ten (see Note 4)		12		•	12		•	ns
Operating free-air temperature, TA		-55		125	0		70	°c

- NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.
 - 4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



SN54S196, SN54S197, SN74S196, SN74S197 100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS †				SN54S196, SN74S196			SN54S197, SN74S197			UNIT
						MIN	TYP‡	MAX	MIN	TYP#	MAX	1
V _{fH}						2			2			V
VIL								0.8			0.8	V
Vik		V _{CC} = MIN,	l _I = −18 mA					-1.2			-1.2	V
V		VCC = MIN,	V _{IH} = 2 V,		545	2.5	3.4		2.5	3.4		,,
νон			IOH = -1 mA		745	2.7	3.4		2.7	3.4		V
VOL		V _{CC} = MIN, I _{OL} = 20 mA ¢	V _{IH} = 2 V,	V _{IL} = ().8 V,			0.5			0.5	٧
1 ₁		V _{CC} = MAX,	V _I ≈ 5.5 V			1		1			1	mΑ
Чн	Clock 1, clock 2	V _{CC} = MAX,	V. = 2.7 V					150			150	
·11 H	All other inputs] "CC = MAX,	V - 2.7 V					50			50	μΑ
L.	Data, Load Clear	V _{CC} = MAX,	V 0 EV					-0.75		-	- 0.75	mΑ
IL	Clock 1		V - 0.5 V					-8			8	mΑ
	Clock 2]						-10			-6	mΑ
105§		V _{CC} = MAX				-30	 	-110	-30		-110	mA
lcc		V _{CC} = MAX,	San Note 5		54S	···-		110		75	110	
100		VCC - MAA,			74\$			120		75	120	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

NOTE 5: ICC is measured with all input grounded and all outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25^{\circ} \text{ C}$

PARAMETER#	(FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54S198, EST CONDITIONS SN74S196			l.			·	
				MIN	TYP	MAX	MIN	TYP	MAX		
fmax	Clock 1	a _A		100	140		100	140		MHz	
tPLH	Clack 1	l 0. 7			5	10		5	10	ns	
^t PHL	CIOCK	QA			6	10		6	10		
^t P L H	Clock 2	Ω _B		5 10		10		5	10		
^t PHL	GIUCK Z				8	12		8	12	ns	
^t PLH	Clock 2	σC			12	18		12	18		
^t PHL	CIUCA Z		R_L = 280 Ω , C_L = 15 pF,		16	24		15	22	ns	
tPLH	Clock 2	a _D	See Note 7		5	10		18	27	1	
^t PHL	CIOCK 2	40			8	12	· · ·	22	33	ns	
[†] PLH	A,B,C,D	$\alpha_A, \alpha_B, \alpha_C, \alpha_D$		7	7	12		7	12		
[†] PHL	۵,0,0,0	αμ.αg.αc.αc)			12	18		12	18	ns	
^t PLH	Load	Any			10	18	İ	10	18		
^t PHL	COBU				12	18		12	18	ns	
^t PHL	Clear	Any			26	37		26	37	ns	

[#]fmax = maximum count frequency.

NOTE 7: Load circuit, input conditions, and voltage waveforms are the same as those shown in Section 1.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

¶ Q_A outputs are tested at $I_{OL} = 20 \text{ mA}$ plus the limit value of I_{IL} for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54S/74S loads.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 $tp_{LH} \equiv propagation delay time, low-to-high-level output.$

tpHL = propagation delay time, high-to-low-level output.

www.ti.com 14-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN54196J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54196J
SN54196J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54196J
SN54197J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54197J
SN54197J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54197J
SNJ54196J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54196J
SNJ54196J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54196J
SNJ54197J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54197J
SNJ54197J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54197J

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE




NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated