


- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

### description

The 'HC4024 is an asynchronous 7-stage binary counter designed with an input pulse-shaping circuit. The outputs of all stages are available externally. A high clear signal asynchronously clears the counter and resets all outputs low. The count is advanced on the high-to-low transition of the clock pulse. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

The SN54HC4024 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74HC4024 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


### logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SN54HC4024 . . . J PACKAGE  
SN74HC4024 . . . D OR N PACKAGE  
(TOP VIEW)




SN54HC4024 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection


# SN54HC4024, SN74HC4024 ASYNCHRONOUS 7-BIT BINARY COUNTERS

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

typical clear and count sequence



TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54HC4024, SN74HC4024  
ASYNCHRONOUS 7-BIT BINARY COUNTERS

**absolute maximum ratings over operating free-air temperature range<sup>†</sup>**

Supply voltage, V <sub>CC</sub> . . . . .	-0.5 V to 7 V			
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) . . . . .	±20 mA			
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) . . . . .	±20 mA			
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) . . . . .	±25 mA			
Continuous current through V <sub>CC</sub> or GND pins . . . . .	±50 mA			
Lead temperature 1.6 mm (1/16 in) from case for 60 s: FK or J package . . . . .	300°C			
Lead temperature 1.6 mm (1/16 in) from case for 10 s: D or N package . . . . .	260°C			
Storage temperature range . . . . .	-65°C to 150°C			

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**recommended operating conditions**

			SN54HC4024			SN74HC4024			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub> Supply voltage			2	5	6	2	5	6	V
V <sub>IH</sub> High-level input voltage	V <sub>CC</sub> = 2 V		1.5			1.5			
	V <sub>CC</sub> = 4.5 V		3.15			3.15			
	V <sub>CC</sub> = 6 V		4.2			4.2			
V <sub>IL</sub> Low-level input voltage	V <sub>CC</sub> = 2 V		0	0.3	0	0	0.3		V
	V <sub>CC</sub> = 4.5 V		0	0.9	0	0	0.9		
	V <sub>CC</sub> = 6 V		0	1.2	0	0	1.2		
V <sub>I</sub> Input voltage			0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
V <sub>O</sub> Output voltage			0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
t <sub>t</sub> Input transition (rise and fall) times	V <sub>CC</sub> = 2 V		0	1000	0	0	1000		
	V <sub>CC</sub> = 4.5 V		0	500	0	0	500		
	V <sub>CC</sub> = 6 V		0	400	0	0	400		
T <sub>A</sub> Operating free-air temperature			-55		125	-40		85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC4024		SN74HC4024		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OH</sub> = -20 $\mu$ A	2 V	1.9	1.998		1.9		1.9		V
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OL</sub> = -4 mA	4.5 V	3.98	4.30		3.7		3.64		V
		6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OL</sub> = 20 $\mu$ A	4.5 V		0.001	0.1		0.1		0.1	V
		6 V		0.001	0.1		0.1		0.1	
		2 V		0.17	0.26		0.4		0.33	
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OL</sub> = 4 mA	4.5 V		0.15	0.26		0.4		0.33	
		6 V					0.4		0.33	
		2 V					0.15		0.13	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0	6 V		±0.1	±100		±1000		±1000	nA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0	6 V			8		160		80	$\mu$ A
C <sub>i</sub>		2 to 6 V		3	10		10		10	pF

**SN54HC4024, SN74HC4024  
ASYNCHRONOUS 7-BIT BINARY COUNTERS**

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC4024		SN74HC4024		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	
f <sub>clock</sub>	Clock frequency		2V	0	5.5	0	3.7	0	4.3		MHz
			4.5 V	0	28	0	19	0	22		
			6 V	0	33	0	22	0	25		
t <sub>w</sub>	Pulse duration	CLK high or low	2 V	90		135		115			ns
			4.5 V	18		27		23			
			6 V	15		23		20			
	CLR high		2 V	80		120		100			ns
t <sub>su</sub>	Setup time, CLR low before CLK↑		4.5 V	16		24		20			ns
			6 V	14		20		17			
			2 V	80		120		100			
			4.5 V	16		24		20			
			6 V	14		20		17			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C<sub>L</sub> = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC4024		SN74HC4024		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>		Q <sub>A</sub>	2 V	5.5	10		3.7		4.3		MHz
			4.5 V	28	50		19		22		
			6 V	33	60		22		26		
t <sub>pd</sub>	CLK	Q <sub>A</sub>	2 V		56	120		180		150	ns
			4.5 V		16	24		36		30	
			6 V		12	20		31		26	
t <sub>PHL</sub>	CLR	Any	2 V		61	130		195		165	ns
			4.5 V		17	26		39		32	
			6 V		13	22		33		28	
t <sub>t</sub>		Q <sub>A</sub>	2 V		28	75		110		95	ns
			4.5 V		8	15		22		19	
			6 V		6	13		19		16	

C <sub>pd</sub>	Power dissipation capacitance	No load, T <sub>A</sub> = 25°C	40 pF typ
-----------------	-------------------------------	--------------------------------	-----------

Note 1: Load circuits and voltage waveforms are shown in Section 1.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN54HC4024J	Obsolete	Production	CDIP (J)   14	-	-	Call TI	Call TI	-55 to 125	SN54HC4024J
SNJ54HC4024FK	Obsolete	Production	LCCC (FK)   20	-	-	Call TI	Call TI	-55 to 125	86012012A SNJ54HC 4024FK

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# GENERIC PACKAGE VIEW


**FK 20**

**LCCC - 2.03 mm max height**

**8.89 x 8.89, 1.27 mm pitch**

**LEADLESS CERAMIC CHIP CARRIER**

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4229370VA\

# GENERIC PACKAGE VIEW

**J 14**


**CDIP - 5.08 mm max height**

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4040083-5/G




# PACKAGE OUTLINE

J0014A

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



4214771/A 05/2017

## NOTES:


1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.

# EXAMPLE BOARD LAYOUT


J0014A

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



LAND PATTERN EXAMPLE  
NON-SOLDER MASK DEFINED  
SCALE: 5X



4214771/A 05/2017

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025