

SNx4ACT00 Quadruple 2-Input Positive-NAND Gates

1 Features

- 4.5V to 5.5V V_{CC} operation
- Inputs accept voltages to 5.5V
- Maximum t_{pd} of 8ns at 5V
- Inputs are TTL-voltage compatible

2 Description

The 'ACT00 devices contain four independent 2input NAND gates. Each gate performs the Boolean function of $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)
	D (SOIC , 14)	8.65mm × 6mm	8.65mm × 3.9mm
	DB (SSOP, 14)	6.20mm × 7.8mm	6.20mm × 5.30mm
SNx4ACT00	N (PDIP, 14)	19.30mm × 9.4mm	19.30mm × 6.35mm
SINX4ACTOO	NS (SOP, 14)	10.2mm × 7.8mm	10.30mm × 5.30mm
	PW (TSSOP,14)	5mm × 6.4mm	5mm × 4.4mm
	BQA (WQFN, 14)	3mm × 2.5mm	3mm × 2.5mm

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram, Each Gate (Positive Logic)



Table of Contents

1 Features1	7 Application and Implementation8
2 Description1	7.1 Power Supply Recommendations8
3 Pin Configuration and Functions3	7.2 Layout8
4 Specifications5	8 Device and Documentation Support9
4.1 Absolute Maximum Ratings5	8.1 Documentation Support (Analog)9
4.2 Recommended Operating Conditions5	8.2 Receiving Notification of Documentation Updates9
4.3 Thermal Information5	8.3 Support Resources9
4.4 Electrical Characteristics6	8.4 Trademarks9
4.5 Switching Characteristics6	8.5 Electrostatic Discharge Caution9
4.6 Operating Characteristics6	8.6 Glossary9
5 Parameter Measurement Information7	9 Revision History9
6 Detailed Description7	10 Mechanical, Packaging, and Orderable
6.1 Functional Block Diagram7	Information10
6.2 Device Functional Modes7	



3 Pin Configuration and Functions




Figure 3-1. SN54ACT00 J or W Package; SN74ACT00 D, DB, N, NS, or PW Package (Top View)





Figure 3-2. SN74ACT00 BQA Package (Transparent Top View)



NC - No internal connection

Figure 3-3. SN54ACT00 FK Package (Top View)

Table 3-1. Pin Functions

	PIN			
NAME	BQA, D, DB, J, N, NS, PW, or W NO.	FK NO.	TYPE ⁽¹⁾	DESCRIPTION
1A	1	2	I	Channel 1, Input A
1B	2	3	I	Channel 1, Input B
1Y	3	4	0	Channel 1, Output Y
2A	4	6	I	Channel 2, Input A
2B	5	8	I	Channel 2, Input B
2Y	6	9	0	Channel 2, Output Y
3A	9	13	0	Channel 3, Output Y
3B	10	14	I	Channel 3, Input A
3Y	8	12	I	Channel 3, Input B
4A	12	18	0	Channel 4, Output Y
4B	13	19	I	Channel 4, Input A
4Y	11	16	I	Channel 4, Input B
GND	7	10	G	Ground
V _{CC}	14	20	Р	Positive Supply
NC	-	1, 5, 7, 11, 15, 17	-	Not internally connected



Table 3-1. Pin Functions (continued)

				,	
	PIN				
NAME	BQA, D, DB, J, N, NS, PW, or W NO.	FK NO.	TYPE ⁽¹⁾	DESCRIPTION	
Thermal Pad	(2)		-	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply	

- (1) Signal Types: I = Input, O = Output, I/O = Input or Output, P = Power Supply, G = Ground.
- (2) BQA package only.



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
V _I ⁽²⁾	Input voltage range		-0.5	V _{CC} + 0.5	V
V _O (2)	Output voltage range	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	$(V_I < 0 \text{ or } V_I > V_{CC})$		±20	mA
I _{OK}	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±50	mA
	Continuous current through V _{CC} or GNI		±200	mA	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

4.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		SN5	4ACT00	SN74A	CT00	UNIT	
		MIN	MAX	MIN	MIN MAX		
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V	
V _{IH}	High-level input voltage	2		2		V	
V _{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	V _{CC}	0	V _{CC}	V	
Vo	Output voltage	0	V _{CC}	0	V _{CC}	V	
I _{OH}	High-level output current		-24		-24	mA	
I _{OL}	Low-level output current		24		24	mA	
Δt/Δν	Input transition rise or fall rate		8		8	ns/V	
T _A	Operating free-air temperature	-55	125	-40	85	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

4.3 Thermal Information

			SNx4ACT00							
тн	THERMAL METRIC (1)		DB (SSOP)	N (PDIP	NS (SOP)	PW (TSSOP)	BQA (WQFN)	UNIT		
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS			
R _{θJA}	Junction-to-ambient thermal resistance	119.9	96	80	76	145.7	91.3	°C/W		
R _{θJC(top)}	Junction-to-case (top) thermal resistance	_	_	_	_	_	99.4	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	_	_	_	_	_	61.0	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	_	_	_	_	_	14.5	°C/W		
Ψ_{JB}	Junction-to-board characterization parameter	_	_	_	_	_	60.8	°C/W		

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



4.3 Thermal Information (continued)

THERMAL METRIC (1)								
		D (SOIC)	DB (SSOP)	N (PDIP	NS (SOP)	PW (TSSOP)	BQA (WQFN)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	37.0	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application note.

4.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITION	ONIC	V	٦	_A = 25°C		SN54A	СТ00	SN74A	CT00	UNIT
PARAWETER	TEST CONDITIONS		V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
	I - 50A		4.5 V	4.4	4.49		4.4		4.4		
	I _{OH} = -50 μA	=	5.5 V	5.4	5.49		5.4		5.4		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	I _{OH} = -24 mA		4.5 V	3.86			3.7		3.76		
V _{OH}	10H24 IIIA		5.5 V	4.86			4.7		4.76		V
	I _{OH} = -50 mA ⁽¹⁾		5.5 V				3.85				
	I _{OH} = -75 mA ⁽¹⁾		5.5 V						3.85		
	Ι _{ΟL} = 50 μΑ		4.5 V		0.001	0.1		0.1	-	0.1	
		5.5 V		0.001	0.1		0.1		0.1		
V	1 = 24 m A		4.5 V			0.36		0.5		0.44	v
V _{OL}	I _{OH} = 24 mA	-	5.5 V			0.36		0.5		0.44	v
	I _{OH} = 50 mA ⁽¹⁾		5.5 V					1.65			
	I _{OH} = 75 mA ⁽¹⁾		5.5 V						-	1.65	
I _I	V _I = V _{CC} or GND		5.5 V			±0.1		±1		±1	μA
I _{CC}	V _I = V _{CC} or GND	I _O = 0	5.5 V			2		40		20	μA
ΔI _{CC} (2)	One input at 3.4 V, Otl at GND or V _{CC}	ner inputs	5.5 V		0.6			1.6		1.5	mA
C _i	V _I = V _{CC} or GND		5 V		2.6						pF

⁽¹⁾ Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

4.5 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	TO (OUTPUT)	Т	_A = 25°C		SNx4A	СТ00	SNx4A	CT00	UNIT
PARAMETER	(INPUT)	10 (001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t _{PLH}	A or B	V	1.5	5.5	9	1	9.5	1	9.5	ne
t _{PHL}	AUID	ľ	1.5	4	7	1	7	1	8	ns

4.6 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C


	PARAMETER		TEST CONDITIONS		UNIT
C_{pd}	Power dissipation capacitance	C _L = 50 pF	f = 1 MHz	40	pF

Submit Document Feedback

⁽²⁾ This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.



5 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 5-1. Load Circuit and Voltage Waveforms

TEST	S1
t _{PLH} /t _{PHL}	Open

6 Detailed Description

6.1 Functional Block Diagram



Figure 6-1. Logic Diagram, Each Gate (Positive Logic)

6.2 Device Functional Modes

Table 6-1. Function Table (Each Gate)

INP	UTS	OUTPUT				
Α	В	Y				
Н	Н	L				
L	Х	Н				
Х	L	Н				

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

7.2.2 Layout Example




Figure 7-1. Example Layout for the SNx4ACT00



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

PARTS	PRODUCT FOLDER	PRODUCT FOLDER SAMPLE & BUY		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54ACT00	Click here	Click here	Click here	Click here	Click here	
SN74ACT00	Click here	Click here	Click here	Click here	Click here	

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (July 2024) to Revision F (April 2025)

Page

SN54ACT00, SN74ACT00

SCAS523F - AUGUST 1995 - REVISED APRIL 2025



Changes from Revision D (October 2003	3) TC	Revision E	(Jui	<i>1</i> 2024
---------------------------------------	-------	------------	------	---------------

Page

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com

7-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-8769901M2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 8769901M2A SNJ54 ACT00FK
5962-8769901MCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8769901MC A SNJ54ACT00J
5962-8769901MDA	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8769901MD A SNJ54ACT00W
SN74ACT00BQAR	Active	Production	WQFN (BQA) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD00
SN74ACT00BQAR.A	Active	Production	WQFN (BQA) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD00
SN74ACT00D	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-40 to 85	ACT00
SN74ACT00DBR	Active	Production	SSOP (DB) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD00
SN74ACT00DBR.A	Active	Production	SSOP (DB) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD00
SN74ACT00DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT00
SN74ACT00DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT00
SN74ACT00DR1G4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT00
SN74ACT00DR1G4.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT00
SN74ACT00N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74ACT00N
SN74ACT00N.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74ACT00N
SN74ACT00NE4	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74ACT00N
SN74ACT00NSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT00
SN74ACT00NSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT00
SN74ACT00PW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 85	AD00
SN74ACT00PWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	AD00
SN74ACT00PWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD00
SN74ACT00PWRG4	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD00
SN74ACT00PWRG4.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD00





www.ti.com

7-Nov-2025

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SNJ54ACT00FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 8769901M2A SNJ54 ACT00FK
SNJ54ACT00FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 8769901M2A SNJ54 ACT00FK
SNJ54ACT00J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8769901MC A SNJ54ACT00J
SNJ54ACT00J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8769901MC A SNJ54ACT00J
SNJ54ACT00W	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8769901MD A SNJ54ACT00W
SNJ54ACT00W.A	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8769901MD A SNJ54ACT00W

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Nov-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ACT00, SN74ACT00:

Catalog : SN74ACT00

Automotive: SN74ACT00-Q1, SN74ACT00-Q1

Military: SN54ACT00

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Oct-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT00BQAR	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1
SN74ACT00DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74ACT00NSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74ACT00PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74ACT00PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 7-Oct-2025




*All dimensions are nominal

7 III GITTOTOTOTO GITO TIOTITICA							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT00BQAR	WQFN	BQA	14	3000	210.0	185.0	35.0
SN74ACT00DBR	SSOP	DB	14	2000	353.0	353.0	32.0
SN74ACT00NSR	SOP	NS	14	2000	353.0	353.0	32.0
SN74ACT00PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74ACT00PWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0



www.ti.com 7-Oct-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-8769901M2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8769901MDA	W	CFP	14	25	506.98	26.16	6220	NA
SN74ACT00N	N	PDIP	14	25	506	13.97	11230	4.32
SN74ACT00N	N	PDIP	14	25	506	13.97	11230	4.32
SN74ACT00N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74ACT00N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74ACT00NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74ACT00NE4	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54ACT00FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ACT00FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ACT00W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54ACT00W.A	W	CFP	14	25	506.98	26.16	6220	NA

W (R-GDFP-F14)


CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



8.89 x 8.89, 1.27 mm pitch


LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G






CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com


PLASTIC QUAD FLAT PACK-NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025