

# SN74LVC1G02B-Q1 Automotive Single 2-Input Positive NOR Gate

## 1 Features

- AEC-Q100 qualified for automotive applications:
  - Device temperature grade 1: -40°C to +125°C
- Operating range from 1.1V to 5.5V
- 5.5V tolerant input pins
- Supports standard pinouts
- Latch-up performance exceeds 100mA per JESD 78

## 2 Applications

- [Alarm or tamper detect circuit](#)
- S-R latch


## 3 Description

The SN74LVC1G02B-Q1 device is a single 2-input positive NOR gate.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE <sup>(3)</sup>
SN74LVC1G02B-Q1	DBV (SOT-23, 5)	2.9mm × 2.8mm	2.9mm × 1.6mm
	DCK (SC70, 5)	2mm × 2.1mm	2mm × 1.25mm
	DTX (X2SON, 5)	1.1mm × 0.85mm	1.1mm × 0.85mm

- (1) For more information, see [Mechanical, Packaging, and Orderable Information](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.




**Logic Diagram**




## Table of Contents

<b>1 Features</b> .....	1	7.4 Device Functional Modes.....	9
<b>2 Applications</b> .....	1	<b>8 Application and Implementation</b> .....	10
<b>3 Description</b> .....	1	8.1 Application Information.....	10
<b>4 Pin Configuration and Functions</b> .....	3	8.2 Typical Application.....	10
<b>5 Specifications</b> .....	4	8.3 Power Supply Recommendations.....	12
5.1 Absolute Maximum Ratings.....	4	8.4 Layout.....	12
5.2 ESD Ratings.....	4	<b>9 Device and Documentation Support</b> .....	14
5.3 Recommended Operating Conditions.....	4	9.1 Documentation Support.....	14
5.4 Thermal Information.....	5	9.2 Receiving Notification of Documentation Updates....	14
5.5 Electrical Characteristics.....	5	9.3 Support Resources.....	14
5.6 Switching Characteristics .....	6	9.4 Trademarks.....	14
<b>6 Parameter Measurement Information</b> .....	7	9.5 Electrostatic Discharge Caution.....	14
<b>7 Detailed Description</b> .....	8	9.6 Glossary.....	14
7.1 Overview.....	8	<b>10 Revision History</b> .....	14
7.2 Functional Block Diagram.....	8	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	15
7.3 Feature Description.....	8		

## 4 Pin Configuration and Functions



**Figure 4-1. DBV or DCK Package, 5-Pin SOT-23 or SOT-SC70 (Top View)**



**Figure 4-2. DTX Package, 5-Pin X2SON (Top View)**

**Table 4-1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
1	A	I	Input A
2	B	I	Input B
3	GND	G	Ground Pin
4	Y	O	Output Y
5	V <sub>CC</sub>	P	Power Pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output, P = Supply, G = Ground

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	-0.5	6.5	V
V <sub>I</sub>	Input voltage range <sup>(2)</sup>	-0.5	6.5	V
V <sub>O</sub>	Output voltage range <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0V		-50 mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0V		-50 mA
I <sub>O</sub>	Continuous output current			±50 mA
I <sub>O</sub>	Continuous output current through V <sub>CC</sub> or GND			±100 mA
T <sub>J</sub>	Junction temperature	-65	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per AEC Q100-011	±1000	

- (1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Specifications	Description	Condition	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.1	5.5	V
V <sub>I</sub>	Input voltage		0	5.5	V
V <sub>O</sub>	Output voltage	(High or low state)	0	V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 1.1V to 1.95V	0.65 x V <sub>CC</sub>		V
		V <sub>CC</sub> = 2.3V to 2.7V	1.7		
		V <sub>CC</sub> = 3V to 3.3V	2		
		V <sub>CC</sub> = 4.5V to 5.5V	0.7 x V <sub>CC</sub>		
V <sub>IL</sub>	Low-Level input voltage	V <sub>CC</sub> = 1.1V to 1.95V	0.35 x V <sub>CC</sub>		V
		V <sub>CC</sub> = 2.3V to 2.7V	0.7		
		V <sub>CC</sub> = 3V to 3.3V	0.8		
		V <sub>CC</sub> = 4.5V to 5.5V	0.3 x V <sub>CC</sub>		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 1.1V to 2.7V	20		ns/V
		V <sub>CC</sub> = 3.3V ± 0.3V	10		
		V <sub>CC</sub> = 5V ± 0.5V	5		
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

## 5.4 Thermal Information

PACKAGE	PINS	THERMAL METRIC <sup>(1)</sup>						UNIT
		R <sub>θJA</sub>	R <sub>θJC(top)</sub>	R <sub>θJB</sub>	Ψ <sub>JT</sub>	Ψ <sub>JB</sub>	R <sub>θJC(bot)</sub>	
DCK (SOT-SC70, 5)	5	371	297.5	258.6	195.6	256.2	-	°C/W
DTX (XSON, 5)	5	393.6	103.2	331.8	69.8	331.9	179.9	°C/W
DBV (SOT-23, 5)	5	357.1	263.7	264.4	195.6	262.2	-	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	-40°C to 125°C			UNIT
			MIN	TYP	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -100μA	1.1V to 5.5V	V <sub>CC</sub> - 0.1			V
	I <sub>OH</sub> = -4mA	1.65V	1.2			
	I <sub>OH</sub> = -8mA	2.3V	1.9			
	I <sub>OH</sub> = -12mA	2.7V	2.2			
	I <sub>OH</sub> = -16mA	3V	2.4			
	I <sub>OH</sub> = -24mA	3V	2.3			
	I <sub>OH</sub> = -32mA	4.5V	3.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100μA	1.1V to 5.5V	0.15			V
	I <sub>OL</sub> = 4mA	1.65V	0.45			
	I <sub>OL</sub> = 8mA	2.3V	0.3			
	I <sub>OL</sub> = 12mA	2.7V	0.4			
	I <sub>OL</sub> = 16mA	3V	0.4			
	I <sub>OL</sub> = 24mA	3V	0.55			
	I <sub>OL</sub> = 32mA	4.5V	0.55			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	V <sub>CC</sub> = 0V to 5.5V	±5			μA
I <sub>OFF</sub>	V <sub>I</sub> or V <sub>O</sub> = V <sub>CC</sub>	V <sub>CC</sub> = 0V	±10			μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	V <sub>CC</sub> = 1.1V to 5.5V	10			μA
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, other inputs at V <sub>CC</sub> or GND	3.0V to 5.5V	500			μA
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3V	3.5			pF
C <sub>O</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3V	6.3			pF

## 5.6 Switching Characteristics

over operating free-air temperature range; typical values measured at  $T_A = 25^\circ\text{C}$  (unless otherwise noted). See *Parameter Measurement Information*

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$V_{CC}$	-40°C to 125°C			UNIT
					MIN	TYP	MAX	
$t_{pd}$	A or B	Y	$C_L = 15\text{pF}$	1.2V $\pm$ 0.1V			48.3	ns
				1.5V $\pm$ 0.12V			11.7	
				1.8V $\pm$ 0.15V			8	
				2.5V $\pm$ 0.2V			4.7	
				3.3V $\pm$ 0.3V			3.5	
				5.0V $\pm$ 0.5V			3.1	
			$C_L = 30\text{pF}$	1.8V $\pm$ 0.15V			8.7	
				2.5V $\pm$ 0.2V			5.2	
			$C_L = 50\text{pF}$	3.3V $\pm$ 0.3V			4.3	
				5.0V $\pm$ 0.5V			3.6	
$C_{pd}$			f = 10MHz	1.8V			16.3	pF
				2.5V			16.6	
				3.3V			16.9	
				5V			16.7	


## 6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1\text{MHz}$ ,  $Z_O = 50\Omega$ ,  $t_f \leq 2.5\text{ns}$ .

The outputs are measured individually with one input transition per measurement.


**Table 6-1. Push-Pull Outputs**

$V_{CC}$	$V_t$	$R_L$	$C_L$	$\Delta V$
$1.2\text{V} \pm 0.1\text{V}$	$V_{CC}/2$	$2\text{k}\Omega$	$15\text{pF}$	$0.1\text{V}$
$1.5\text{V} \pm 0.12\text{V}$	$V_{CC}/2$	$2\text{k}\Omega$	$15\text{pF}$	$0.1\text{V}$
$1.8\text{V} \pm 0.15\text{V}$	$V_{CC}/2$	$1\text{k}\Omega$	$15\text{pF}/30\text{pF}$	$0.15\text{V}$
$2.5\text{V} \pm 0.2\text{V}$	$V_{CC}/2$	$500\Omega$	$15\text{pF}/30\text{pF}$	$0.15\text{V}$
$3.3\text{V} \pm 0.3\text{V}$	$1.5\text{V}$	$500\Omega$	$15\text{pF}/50\text{pF}$	$0.3\text{V}$
$5.0\text{V} \pm 0.5\text{V}$	$1.5\text{V}$	$500\Omega$	$15\text{pF}/50\text{pF}$	$0.3\text{V}$




(1)  $C_L$  includes probe and test-fixture capacitance.

**Figure 6-1. Load Circuit for Push-Pull Outputs**



(1) The greater between  $t_{PLH}$  and  $t_{PHL}$  is the same as  $t_{pd}$ .

**Figure 6-2. Voltage Waveforms Propagation Delays**



(1) The greater between  $t_r$  and  $t_f$  is the same as  $t_t$ .


**Figure 6-3. Voltage Waveforms, Input and Output Transition Times**

## 7 Detailed Description

### 7.1 Overview

This device is a 2-input NOR Gate which performs the Boolean function  $Y = \overline{A + B}$  in positive logic.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device can create fast edges into light loads, so routing and load conditions must be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. Limit the output power of the device to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs must be left disconnected.

#### 7.3.2 Partial Power Down ( $I_{off}$ )

This device includes circuitry to disable all outputs when the supply pin is held at 0V. When disabled, the outputs neither source nor sink current, regardless of the input voltages. The amount of leakage current at each output is defined by the  $I_{off}$  specification in the *Electrical Characteristics* table.

#### 7.3.3 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ( $R = V \div I$ ).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification results in excessive power consumption and can cause oscillations. See more details in *Implications of Slow or Floating CMOS Inputs*.


Do not leave standard CMOS inputs floating at any time during operation. Terminate unused inputs at  $V_{CC}$  or GND. If a system does not always drive an input, consider adding a pull-up or pull-down resistor to provide a valid input voltage. The resistor value depends on multiple factors; a 10k $\Omega$  resistor, however, is recommended and typically meets all requirements.

#### 7.3.4 Clamp Diode Structure

Figure 7-1 shows the inputs and outputs to this device have negative clamping diodes only.

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



**Figure 7-1. Electrical Placement of Clamping Diodes for Each Input and Output**

## 7.4 Device Functional Modes

Table 7-1 lists the functional modes of the SN74LVC1G02B-Q1.

**Table 7-1. Function Table**

INPUTS <sup>(1)</sup>		OUTPUT Y
A	B	
L	L	H
H	X	L
X	H	L

(1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

In this application, a couple of 2-input NOR gates are used to create an SR latch as shown in [Figure 8-1](#).

The SN74LVC1G02B-Q1 is used to drive the tamper indicator LED and provide one bit of data to the system controller. When the tamper switch outputs HIGH, the output Q becomes HIGH. This output remains HIGH until the system controller addresses the event and sends a HIGH signal to the R input which returns the Q output back to LOW.

### 8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

#### 8.2.1 Design Requirements

##### 8.2.1.1 Power Considerations

Verify that the desired supply voltage is within the range specified in the *Electrical Characteristics*. The supply voltage sets the device electrical characteristics, as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LVC1G02B-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Verify that the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LVC1G02B-Q1 plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into the ground connection. Verify that the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74LVC1G02B-Q1 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the datasheet specifications. Larger capacitive loads can be applied; however, do not exceed 50pF.

The SN74LVC1G02B-Q1 can drive a load with total resistance described by  $R_L \geq V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in the [CMOS Power Consumption and Cpd Calculation application note](#).

Thermal increase can be calculated using the information provided in the [Thermal Characteristics of Standard Linear and Logic \(SLL\) Packages and Devices application note](#).

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 8.2.1.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or the inputs can be connected with a pullup or pulldown resistor if the input is used sometimes, but not always. A pullup resistor is used for a default state of HIGH, and a pulldown resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LVC1G02B-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10k $\Omega$  resistor value is often used due to these factors.

The SN74LVC1G02B-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the Electrical Characteristics table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* for additional information regarding the inputs for this device.

#### 8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output decreases the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output increases the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that can be in opposite states, even for a very short time period, must never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{CC}$  or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.

#### 8.2.2 Detailed Design Procedure

1. Add a decoupling capacitor from  $V_{CC}$  to GND. The capacitor needs to be placed physically close to the device and electrically close to both the  $V_{CC}$  and GND pins. An example layout is shown in the *Layout* section.
2. Verify that the capacitive load at the output is  $\leq 50$ pF. Low load capacitance can be accomplished by providing short, appropriately sized traces from the SN74LVC1G02B-Q1 to the receiving device.
3. Verify that the resistive load at the output is larger than  $(V_{CC} / I_{O(max)})\Omega$ . Never violate the maximum output current from the *Absolute Maximum Ratings*. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
4. Thermal issues are rarely a concern for logic gates; however, the power consumption and thermal increase can be calculated using the steps provided in the [CMOS Power Consumption and Cpd Calculation application note](#).

### 8.2.3 Application Curves




Figure 8-2. Application Timing Diagram

### 8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions*.

Verify that each  $V_{CC}$  terminal has a good bypass capacitor to prevent power disturbance. For the SN74LVC1G02B-Q1, a  $0.1\mu\text{F}$  bypass capacitor is recommended. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of  $0.1\mu\text{F}$  and  $1\mu\text{F}$  are commonly used in parallel.

### 8.4 Layout

#### 8.4.1 Layout Guidelines

- Bypass capacitor placement
  - Place near the positive supply terminal of the device
  - Provide an electrically short ground return path
  - Use wide traces to minimize impedance
  - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
  - 8mil to 12mil trace width
  - Lengths less than 12cm to minimize transmission line effects
  - Avoid  $90^\circ$  corners for signal traces
  - Use an unbroken ground plane below signal traces
  - Flood fill areas around signal traces with ground
  - Parallel traces must be separated by at least  $3\times$  dielectric thickness
  - For traces longer than 12cm
    - Use impedance controlled traces
    - Source-terminate using a series damping resistor near the output
    - Avoid branches; buffer each signal that must branch separately

#### 8.4.2 Layout Example







Figure 8-3. Example Trace Corners for Improved Signal Integrity




**Figure 8-4. Example Bypass Capacitor Placement for TSSOP and Similar Packages**



**Figure 8-5. Example Bypass Capacitor Placement for WQFN and Similar Packages**



**Figure 8-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages**



**Figure 8-7. Example Damping Resistor Placement for Improved Signal Integrity**

## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [CMOS Power Consumption and  \$C\_{pd}\$  Calculation application note](#)
- Texas Instruments, [Designing With Logic application note](#)
- Texas Instruments, [Thermal Characteristics of Standard Linear and Logic \(SLL\) Packages and Devices application note](#)

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2026	*	Initial Release

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">SN74LVC1G02BDCKRQ1</a>	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-	24F

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# DCK0005A



# PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT


DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)


- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025