TEXAS INSTRUMENTS

TPS3704
SNVSBZ2E – MARCH 2021 – REVISED DECEMBER 2023

TPS3704x Quad, Triple, Dual Window or Standard Voltage Supervisor

1 Features

- Up to four independent voltage supervisor channels:
  - Fixed and adjustable window, UV, or OV voltage options. See Table 4-1 for available options.
  - Easy to use calculator tool for adjustable versions
  - High threshold accuracy: ±0.25% (typical)
  - Built-in precision hysteresis: 0.75% (typical)
  - Fixed time delay options
  - Open drain outputs
- Designed to support Arm-based processors such as TDA4, Sitara AM33xx, and advanced FPGAs and SOCs
- Low quiescent current: 15 µA (maximum)
- Temperature range: –40°C to +125°C
- Functional Safety-Compliant
  - Systematic capability up to SIL 3
  - Hardware capability up to SIL 1

2 Applications

- Factory automation
- Building automation
- Medical
- Motor drives
- Grid infrastructure
- Wireless infrastructure
- Data center & enterprise computing

3 Description

The TPS3704x is a low-power precision window or standard voltage supervisor that can be configured as a quad, triple, or dual channel. Each channel has a threshold accuracy of ±1% in an 8-pin (1.6 mm x 2.9 mm) SOT-23 package offering a small solution size. The TPS3704x includes a very accurate threshold detection, with high resolution, that is ideal for systems that operate on low-voltage supply rails and have narrow margin supply tolerances. Built-in low threshold hysteresis and a fixed reset delay prevent false reset signals when monitoring multiple voltage rails.

The TPS3704x does not require any external resistors for setting the over and undervoltage reset thresholds, which further optimizes overall high accuracy, cost, solution size, and improves reliability for safety systems.

Separate VDD and SENSEx pins allow monitoring of rail voltages other than VDD or can be used as a push-button input. Optional use of external resistors are supported by the SENSEx pins. Each channel on the TPS3704x can be customized to its own over and undervoltage window detection with an upper and lower threshold tolerance that can be symmetric or asymmetric.

Device Information

PART NUMBER	PACKAGE [1]	BODY SIZE (NOM)
TPS3704x	DDF (SOT-23 8-pin)	1.6 mm × 2.9 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Circuit

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

Product Folder Links: *TPS3704*

4 Device Nomenclature

Figure 4-1 shows the device naming nomenclature to compare the different device variants. See Table 9-1 for a more detailed explanation. See Table 4-1 or Table 9-2 for the available device variants.

Table 4-1. Device Threshold Table

ORDERABLE PART NAME	VARIANT[3]	NUM OF CHAN.	RESET TIME	SENSE1[1] [2]	SENSE2[1] [2]	SENSE3[1] [2]	SENSE4[1] [2]
TPS37042BJOFDDFRQ1	ADJ	2	10ms	0.8V (±4%)	0.8V (±4%)	-	-
TPS37042A3OFDDFRQ1	Fixed	2	10ms	3.3V (±5%)	1.2V (±5%)	-	-
TPS37042ZJOFDDFRQ1	Fixed	2	10ms	1.95V (±4%)	3.8V (±6%)	-	-
TPS37043DJOFDDFR	ADJ/Fixed	3	10 ms	3.3V (-11%)	1.2V (-11%)	0.8V (-8%)	-
TPS37043A4OFDDFRQ1	Fixed	3	10ms	2.8V (±5%)	1.8V (±5%)	1.2V (±5%)	-
TPS37043A8OFDDFRQ1	Fixed	3	10ms	3.3V (±5%)	1.8V (±5%)	1.0V (±5%)	-
TPS37043CPOFDDFRQ1	ADJ/Fixed	3	10ms	3.3V (±4%)	0.75V (±4%)	0.8V (±3%)	-
TPS37043ZJOFDDFRQ1	Fixed	3	10ms	0.95V (±4%)	1.35V (±4%)	1.8V (±4%)	-
TPS37043LJOFDDFRQ1	ADJ	3	10ms	0.4V (±5%)	0.4V (±5%)	0.8V (±5%)	-
TPS37043CJOFDDFRQ1	ADJ	3	10ms	0.8V (±6%)	0.8V (±6%)	0.8V (±6%)	-
TPS37043MJOFDDFRQ1	ADJ	3	10ms	0.4V (±7%)	0.4V (±7%)	0.8V (±7%)	-
TPS37043A5OFDDFRQ1	Fixed	3	10ms	3.3V (±4%)	1.8V (±4%)	1.2V (±4%)	-
TPS37043BJOFDDFRQ1	ADJ	3	10ms	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)	-
TPS37044BJOFDDFR	ADJ	4	10 ms	0.8 V (±4%)	0.8 V (±4%)	0.8 V (±4%)	0.8 V (±4%)
TPS37044LJOJDDFR	ADJ	4	35ms	0.4V (±5%)	0.4V (±5%)	0.8V (±5%)	0.8V (±5%)
TPS37044BJOFDDFRQ1	ADJ	4	10ms	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)
TPS37044CJOFDDFRQ1	ADJ	4	10ms	0.8V (±6%)	0.8V (±6%)	0.8V (±6%)	0.8V (±6%)
TPS37044MJOFDDFRQ1	ADJ	4	10ms	0.4V (±7%)	0.4V (±7%)	0.8V (±7%)	0.8V (±7%)
TPS37044A4OGDDFRQ1	Fixed	4	15ms	3.3V (±8%)	1.8V (±4%)	1.15V (±6%)	1.15V (±6%)

(1)   Listed percentage denotes window tolerance, see Figure 6-1 for more information
(2)   VIT threshold of 0.8V and 0.4V signifies an adjustable channel
(3)   ADJ denotes an adjustable voltage threshold set by an external resistor divider, see Section 8.1.2 for more information

Product Folder Links: TPS3704

TPS3704 X XX X X XXXR

NUMBER OF CHANNELS
2: Dual
3: Triple
4: Quad

DETECTION OPTIONS
** - See Table 9-2 for
available device variants

OUTPUT TYPE
O: Open Drain – Active Low
L: Push Pull – Active Low
H: Push Pull – Active High

RESET TIME DELAY

A:	20 µs
B:	1 ms
C:	2 ms
D:	3 ms
E:	5 ms
F:	10 ms
G:	15 ms
H:	20 ms
I:	25 ms
J:	35 ms
K:	40 ms
L:	50 ms
M:	70 ms
N:	100 ms
O:	140 ms
P:	150 ms
R:	200 ms
S:	280 ms
T:	400 ms
U:	560 ms
V:	800 ms
W:	1120 ms
X:	1200 ms

PACKAGE
DDF = SOT-23 8-pin
R = Large reel

Figure 4-1. Device Naming Nomenclature

5 Pin Configuration and Functions

**Figure 5-1. SOT-23 8-PIN DDF Package
TPS37042
(Top View)**

**Figure 5-2. SOT-23 8-PIN DDF Package
TPS37043
(Top View)**

**Figure 5-3. SOT-23 8-PIN DDF Package
TPS37044
(Top View)**

Table 5-1. Pin Functions

PIN					I/O	DESCRIPTION
NAME	TPS37041	TPS37042	TPS37043	TPS37044		
VDD	1	1	1	1	I	Supply Input. Bypass with a 0.1 µF capacitor to GND.
SENSE1	2	2	2	2	I	Connect directly to monitored voltage. $\overline{RESET1}$/RESET1 is asserted when SENSE1 falls outside of window threshold. No external capacitor is required for this SENSE1 pin. For TPS37044 (quad version) $\overline{RESET1}$/RESET1 asserts when either SENSE1 or SENSE2 falls outside of window threshold. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance. If the input pin is not being used, it can be left floating.
SENSE2	-	3	3	3	I	Connect directly to monitored voltage. $\overline{RESET2}$/RESET2 is asserted when SENSE2 falls outside of window threshold. No external capacitor is required for SENSE2 pin. For TPS37044 (quad version) $\overline{RESET1}$/RESET1 asserts when either SENSE1 or SENSE2 falls outside of window threshold. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance. If the input pin is not being used, it can be left floating.
SENSE3	-	-	5	5	I	Connect directly to monitored voltage. $\overline{RESET3}$/RESET3 is asserted when SENSE3 falls outside of window threshold. No external capacitor is required for SENSE3 pin. For TPS37044 (quad version) $\overline{RESET2}$/RESET2 asserts when either SENSE3 or SENSE4 falls outside of window threshold. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance. If the input pin is not being used, it can be left floating.
SENSE4	-	-	-	6	I	Connect directly to monitored voltage. For TPS37044 (quad version) $\overline{RESET2}$/RESET2 asserts when either SENSE3 or SENSE4 falls outside of window threshold. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance. If the input pin is not being used, it can be left floating.
$\overline{RESET1}$ / RESET1	8	8	8	8	O	$\overline{RESET1}$/RESET1 asserts when SENSE1 falls outside of the overvoltage or undervoltage threshold window. $\overline{RESET1}$/RESET1 stays asserted for the reset timeout period after SENSE1 fall back within the window threshold. Active-low, open-drain reset output, requires an external pullup resistor. For TPS37044, $\overline{RESET1}$/RESET1 asserts when either SENSE1 or SENSE2 fall outside of the window threshold. The pin can be left floating if it is unused.
$\overline{RESET2}$ / RESET2	-	7	7	7	O	$\overline{RESET2}$/RESET2 asserts when SENSE2 falls outside of the overvoltage or undervoltage threshold window. $\overline{RESET2}$/RESET2 stays asserted for the reset timeout period after SENSE2 fall back within the window threshold. Active-low, open-drain reset output, requires an external pullup resistor. For TPS37044, $\overline{RESET2}$/RESET2 asserts when either SENSE3 or SENSE4 fall outside of the window threshold. The pin can be left floating if it is unused.
$\overline{RESET3}$ / RESET3	-	-	6	-	O	$\overline{RESET3}$/RESET3 asserts when SENSE3 falls outside of the overvoltage or undervoltage threshold window. $\overline{RESET3}$/RESET3 stays asserted for the reset timeout period after SENSE3 fall back within the window threshold. Active-low, open-drain reset output, requires an external pullup resistor. The pin can be left floating if it is unused.
GND	4	4	4	4	-	Ground
NC	3, 5, 6, 7	5, 6	-	-	-	No Connect

Product Folder Links: *TPS3704*

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) [1]

		MIN	MAX	UNIT
Voltage	V_{DD}	−0.3	6.5	V
	$V_{\overline{RESET1}}$, $V_{\overline{RESET2}}$, $V_{\overline{RESET3}}$	−0.3	6.5	V
	V_{SENSE1}, V_{SENSE2}, V_{SENSE3}, V_{SENSE4}	−0.3	6.5	V
Current	$I_{\overline{RESET1}}$, $I_{\overline{RESET2}}$, $I_{\overline{RESET3}}$ SINK		±20	mA
Temperature [2]	Continuous total power dissipation	See the Thermal Information		
	Operating junction temperature, T_J	-40	150	°C
	Operating free-air temperature, T_A	-40	150	°C
	Storage temperature, T_{stg}	-65	150	°C

(1) Stresses beyond values listed under Absolute Maximum Ratings (AMR) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to AMR-rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

6.2 ESD Ratings

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 [1]		±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 [2]		±750	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{DD}	Supply pin voltage	1.7		6.0	V
$V_{SENSE1,2,3,4}$	Input pin voltage	0		6.0	V
$V_{\overline{RESET1}}$, $V_{\overline{RESET2}}$, $V_{\overline{RESET3}}$	Output pin voltage	0		6.0	V
$I_{\overline{RESET1}}$, $I_{\overline{RESET2}}$, $I_{\overline{RESET3}}$ SINK	Output pin current sink	0.3		5	mA
T_A	Operating free air temperature	-40		125	°C

6.4 Thermal Information

THERMAL METRIC [1]		TPS3704x	UNIT
		DDF	
		PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	121.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	42.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

At $1.7\ V \le V_{DD} \le 6.0\ V$, $\overline{RESETx}$ Voltage ($V_{\overline{RESETx}}$) = 10 kΩ to V_{DD}, $\overline{RESETx}$ load = 10 pF, and over the operating free-air temperature range of – 40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C, typical conditions at V_{DD} = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Supply Voltage		1.7		6.0	V
UVLO	Under Voltage Lockout [1]	V_{DD} falling below 1.7 V	1.2	1.4	1.6	V
$UVLO_{(HYS)}$	UVLO Hysteresis [2]	V_{DD} rising below 1.7 V		65		mV
V_{POR}	Power on reset voltage [3]	$V_{OL\ (MAX)}$ = 0.3 V, I_{OUT} = 15 µA			0.7	V
V_{IT} Range	Threshold Programming Range		0.4		5.55	V
$V_{IT-\ (UV)}$	UV accuracy (25°C)			0.1		%
$V_{IT+\ (OV)}$	OV accuracy (25°C)			0.1		%
TOL_min	Tolerance Programming minimum			3		%
TOL_max	Tolerance Programming maximum			11		%
THR RES Low	Threshold Programming Resolution Low	$V_{IT} \le 0.8\ V$		20		mV / step
THR RES Mid	Threshold Programming Resolution Mid	$0.8\ V < V_{IT} \le 4.0\ V$		0.5		% / step
THR RES High	Threshold Programming Resolution High	$V_{IT} > 4.0\ V$		20		mV / step
V_{IT}	Accuracy for absolute threshold including tolerance	$V_{IT} < 0.8\ V$	-1.6		1.6	%
V_{IT}	Accuracy for absolute threshold including tolerance	V_{IT} = 0.8 V - 5.55 V	-1		1	%
V_{HYS}	$V_{IT} < 0.80V$		1.1	1.4	1.7	%
V_{HYS}	$V_{IT} \ge 0.80V$		0.40	0.75	1	%
I_{DD}	TPS3704x	$V_{DD} \le 6.0V$		5.5	15	µA
I_{SENSEx}	Input current, SENSEx pin	V_{SENSEx} = 5.5 V		1	2.5	µA
I_{SENSE_ADJ}	Input current, SENSE pin (Bypass internal resistor divider)- Adjustable version	V_{SENSEx} = 5.5 V			350	nA
V_{OL}	Low level output voltage	VDD = 1.7 V, I_{SINK} = 0.4 mA			300	mV
V_{OL}	Low level output voltage	VDD = 2 V, I_{SINK} = 3 mA			300	mV
V_{OL}	Low level output voltage	VDD = 6.0 V, I_{SINK} = 5 mA			300	mV
$I_{(lkg)}$	Open drain output leakage current	$V_{DD} = V_{\overline{RESETx}}$ = 6.0 V			350	nA

(1) $\overline{RESETx}$ pin is driven low when V_{DD} falls below UVLO.
(2) Hysteresis is with respect of the tripoint ($V_{IT-\ (UV)}$, $V_{IT+\ (OV)}$).
(3) V_{POR} is the minimum V_{DD} voltage level for a controlled output state. Slew rate = 100 mV / µs.

6.6 Timing Requirements

At 1.7 V ≤ V_{DD} ≤ 6.0 V, $\overline{RESETx}$ voltage ($V_{\overline{RESETx}}$) = 10 kΩ to V_{DD}, $\overline{RESETx}$ load = 10 pF, and over the operating free-air temperature range of – 40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C, typical conditions at V_{DD} = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
t_D	Reset release time delay	Fixed delay option t_D < 4 ms, overdrive = 10%	-40	t_D	40	%
t_D	Reset release time delay	Fixed delay option t_D > 5 ms, overdrive = 10%	-30	t_D	30	%
t_{PD}	Propagation detect delay [1]	Fixed time delay t_D > 1 ms, overdrive 10%			10	µs
$t_{GI(VIT-)}$	Glitch Immunity Undervoltage (5% overdrive) [2]			2		µs
$t_{GI(VIT+)}$	Glitch Immunity Overvoltage (5% overdrive) [2]			2		µs
t_R	Ouptut rise (Push-Pull) [2] [3]			25		ns
t_R	Output rise time (Open-Drain) [2] [3]			2.2		µs
t_F	Output fall time [2] [3]			0.2		µs
t_{STRT}	Startup delay [4]			1		ms

(1) t_{PD} measured from threshold trip point ($V_{IT-(UV)}$ or $V_{IT+(OV)}$) to $\overline{RESETx}$ V_{OL} voltage
(2)   5% Overdrive from threshold. Overdrive % = [(V_{SENSEx} - V_{IT}) / V_{IT}]; Where V_{IT} stands for $V_{IT-(UV)}$ or $V_{IT+(OV)}$
(3)   Output transitions from V_{OL} to V_{OH} or ($V_{\overline{RESETx}}$) for rise times and V_{OH} or ($V_{\overline{RESETx}}$) to V_{OL} for fall times.
(4)   During the power-on sequence, V_{DD} must be at or above $V_{DD(MIN)}$ for at least t_{STRT} + t_D before the output is in the correct state. when VDD is between $V_{DD(MIN)}$ and VPOR the $\overline{RESETx}$ pin will be engaged

Product Folder Links: *TPS3704*

6.7 Timing Diagrams

Figure 6-1. Voltage Threshold and Hysteresis Accuracy

Product Folder Links: *TPS3704*

A. Open-Drain timing diagram assumes the $\overline{\text{RESETx}}$ / RESETx pin is connected via an external pull-up resistor to VDD.

B. Be advised that Figure 6-2 shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t_{PD}) time.

C. $\overline{\text{RESETx}}$/RESETx is asserted after a time delay, typical value of 100 μs, when VDD goes below the UVLO-UVLO$_{(HYS)}$ threshold.

Figure 6-2. SENSEx Timing Diagram

6.8 Typical Characteristics

Typical characteristics show the typical performance of the TPS3704x device. Test conditions are T_A = 25°C, V_{DD} = 3.3 V, and $R_{pull-upx}$ = 10 kΩ, C_{LOAD} = 50 pF, unless otherwise noted.

Figure 6-3. Undervoltage Accuracy vs Temperature

Figure 6-4. Overvoltage Accuracy vs Temperature

**Figure 6-5. Undervoltage Hysteresis Voltage Accuracy vs Temperature**

Figure 6-6. Overvoltage Hysteresis Voltage Accuracy vs Temperature

Output (RESETx Pin) = High

Figure 6-7. Supply Current vs Temperature

VDD = 1.7 V

Figure 6-8. Low-Level CH 1 Output Voltage vs RESET1 Current

Product Folder Links: *TPS3704*

6.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3704x device. Test conditions are T_A = 25°C, V_{DD} = 3.3 V, and $R_{pull-upx}$ = 10 kΩ, C_{LOAD} = 50 pF, unless otherwise noted.


VDD = 5 V

Figure 6-9. Low-Level CH 1 Output Voltage vs $\overline{\text{RESET1}}$ Current


VDD = 1.7 V

Figure 6-10. Low-Level CH 2 Output Voltage vs $\overline{\text{RESET2}}$ Current

VDD = 5 V

Figure 6-11. Low-Level CH 2 Output Voltage vs $\overline{\text{RESET2}}$ Current


VDD = 1.7 V

Figure 6-12. Low-Level CH 3 Output Voltage vs $\overline{\text{RESET3}}$ Current

VDD = 5 V

Figure 6-13. Low-Level CH 3 Output Voltage vs $\overline{\text{RESET3}}$ Current


VDD = 1.7 V

Figure 6-14. Low-Level CH 4 Output Voltage vs $\overline{\text{RESET4}}$ Current

6.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3704x device. Test conditions are T_A = 25°C, V_{DD} = 3.3 V, and $R_{pull-upx}$ = 10 kΩ, C_{LOAD} = 50 pF, unless otherwise noted.

VDD = 5 V

Figure 6-15. Low-Level CH 4 Output Voltage vs RESET4 Current

VDD = 1.7 V

Figure 6-16. SENSE1 Glitch Immunity (V_{IT-}) vs Overdrive

VDD = 1.7 V

Figure 6-17. SENSE1 Glitch Immunity (V_{IT+}) vs Overdrive

VDD = 3.3 V

Figure 6-18. SENSE1 Glitch Immunity (V_{IT-}) vs Overdrive

VDD = 3.3 V

Figure 6-19. SENSE1 Glitch Immunity (V_{IT+}) vs Overdrive

VDD = 5 V

Figure 6-20. SENSE1 Glitch Immunity (V_{IT-}) vs Overdrive

6.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3704x device. Test conditions are T_A = 25°C, V_{DD} = 3.3 V, and $R_{pull-upx}$ = 10 kΩ, C_{LOAD} = 50 pF, unless otherwise noted.

Figure 6-21. SENSE1 Glitch Immunity (V_{IT+}) vs Overdrive

7 Detailed Description

7.1 Overview

TPS3704x is a family of quad, triple, and dual precision voltage supervisors where each channel has overvoltage and undervoltage detection capability. The TPS3704x features a highly accurate window threshold voltage where the upper and lower thresholds can be customized for symmetric or asymmetric tolerances. The reset signal for the TPS3704x is asserted, with a fault detection time delay (t_{PD} = 10 µs maximum), when the sense voltage is outside of the overvoltage and undervoltage thresholds.

TPS3704x includes the resistors used to set the overvoltage and undervoltage thresholds internal to the device. These internal resistors allow for lower component counts and greatly simplifies the design because no additional margins are needed to account for the accuracy of external resistors. The level of integration in the TPS3704x enables a total small solution size for any application.

The TPS3704x is capable to monitor any voltage rail with high resolution (V_{IT} ≤ 0.8 V: 20 mV steps / V_{IT} > 0.8 V: 0.5% or 20 mV steps whichever is lower). Each channel in the TPS3704x can be configured independently as a window, OV or UV supervisor. Also, the V_{IT} threshold voltage for each channel can be asymmetric. For example, a channel that is configured as an overvoltage supervisor can be setup with a +5% tolerance whereas an undervoltage channel supervisor can be programmed with a -4% tolerance. If a window supervisor is configured, the voltage threshold tolerance can either be symmetrical or asymmetrical.

The TPS3704x includes fixed reset time delay (t_D) options ranging from 20 µs to 1200 ms and can monitor up to four channels while maintaining an ultra-low I_Q current of 15 µA (maximum).

## 7.2 Functional Block Diagram

Figure 7-1. TPS37042 Dual-Channel Functional Block Diagram

Figure 7-2. TPS37043 Triple-Channel Functional Block Diagram

Figure 7-3. TPS37044 Quadruple-Channel Functional Block Diagram

*For available voltages, window tolerance, time delays, and UV/OV threshold options, see Table 9-2.

7.3 Feature Description

7.3.1 VDD

The TPS3704x is designed to operate from an input voltage supply range between 1.7 V to 6 V. The SENSEx pins is monitored by the internal comparator. VDD also functions as the supply for the internal bandgap, internal regulator, state machine, buffers and other control blocks. The reset signal is at a known state when VDD > V_{POR}. Undervoltage lockout forces the reset output to be asserted when VDD falls below the minimum VDD voltage.

VDD capacitor is not required for this device; however, if the input supply is noisy, then it is good design practice to place a 0.1 µF to 1 µF bypass capacitor between the VDD pin and the GND pin to ensure enough charge is available for the device to power up correctly. VDD needs to be at or above $V_{DD(MIN)}$ for start-up delay

(t_{STRT} + t_D) to begin and for the device to be fully functional.

7.3.2 SENSEx Input

The SENSEx input can monitor supply rails from 0 V to 5.55 V, regardless of the device supply voltage used. The SENSEx pins are used to monitor critical voltage rails or push-button inputs. If the voltage on this pin drops below $V_{IT-(UV)}$ or goes above $V_{IT+(OV)}$, then $\overline{RESETx}$/RESETx is asserted. When the voltage on the SENSEx pin rises above the positive threshold voltage $V_{IT-(UV)}$ + V_{HYS} or goes below the negative threshold voltage $V_{IT+(OV)}$ - V_{HYS}, $\overline{RESETx}$/RESETx deasserts after the set $\overline{RESETx}$/RESETx delay time. The internal comparators have built-in hysteresis to ensure well-defined $\overline{RESETx}$/RESETx assertions and deassertions even when there are small changes on the voltage rail being monitored.

The TPS3704x combines comparators with a precision reference voltage and a trimmed resistor divider. This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. The TPS3704x device is relatively immune to short transients on the SENSEx pin. Although not required in most cases, for noisy applications, good analog design practice is to place a 10-nF to 100-nF bypass capacitor at the SENSEx inputs to reduce sensitivity to transient voltages on the monitored signals.

7.3.2.1 Immunity to SENSEx Pins Voltage Transients

The TPS3704x is immune to short voltage transient spikes on the input SENSEx pins. Sensitivity to transients depends on both transient duration and overdrive (amplitude) of the transient.

Overdrive is defined by how much the V_{SENSEx} exceeds the specified threshold, and is important to know because the smaller the overdrive, the slower the response of the ($\overline{RESETx}$/RESETx) outputs. Threshold overdrive is calculated as a percent of the threshold in question, as shown in Equation 1:

$$\text{Overdrive \%} = |\ (V_{SENSEx} - (V_{IT-(UV)} \text{ or } V_{IT+(OV)}))\ /\ V_{IT} \text{ (Nominal)} \times 100\%\ | \tag{1}$$

where:

- V_{SENSEx} is the voltage at the SENSEx pin
- V_{IT} (Nominal) is the nominal threshold voltage
- $V_{IT-(UV)}$ and $V_{IT+(OV)}$ represent the actual undervoltage or overvoltage tripping voltage

7.3.2.1.1 SENSEx Hysteresis

Overvoltage and undervoltage comparators include built-in hysteresis that provides noise immunity and ensures stable operation. For example, if the voltage on the SENSEx pin falls below $V_{IT-(UV)}$ or above $V_{IT+(OV)}$, then $\overline{RESETx}$/RESETx is asserted. When the voltage on the SENSEx pin is between the positive and negative threshold voltages, $\overline{RESETx}$/RESETx deasserts after the set $\overline{RESETx}$/RESETx delay time. Figure 7-4 shows the relation between $V_{IT-(UV)}$, $V_{IT+(OV)}$ and the hysteresis voltage (V_{HYS}).


Figure 7-4. SENSEx Pin Hysteresis

7.3.3 $\overline{\text{RESETx}}$/RESETx

In a typical TPS3704x application, the $\overline{\text{RESETx}}$/RESETx output is connected to a reset or enable input of a processor [such as a digital signal processor (DSP), application-specific integrated circuit (ASIC), or other processor type] or the enable input of a voltage regulator [such as a DC-DC converter or low-dropout regulator (LDO)].

The TPS3704x has open drain active low outputs that requires an external pull-up resistor to hold these lines high to the required voltage logic. Connect the external pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels. To ensure proper voltage levels, give some consideration when choosing the external pull-up resistor values. The external pull-up resistor value is determined by V_{OL}, output capacitive loading, and output leakage current. These values are specified in Section 6.5. The open drain output can be connected as a wired-OR logic with the other $\overline{\text{RESETx}}$/RESETx open drain pins.

Figure 7-5. $\overline{\text{RESETx}}$ output

7.4 Device Functional Modes

Table 7-1. Functional Mode Truth Table

DESCRIPTION	CONDITION	VDD PIN	OUTPUT $\overline{\text{RESETx}}$ / (RESETx) PIN
Normal Operation	$V_{IT-(UV)} <$ SENSEx $< V_{IT+(OV)}$	$V_{DD} > V_{DD(MIN)}$	High / (Low)
Normal Operation (UV Only)	SENSEx $> V_{IT-(UV)}$	$V_{DD} > V_{DD(MIN)}$	High / (Low)
Overvoltage detection	SENSEx $> V_{IT+(OV)}$	$V_{DD} > V_{DD(MIN)}$	Low / (High)
Undervoltage detection	SENSEx $< V_{IT-(UV)}$	$V_{DD} > V_{DD(MIN)}$	Low / (High)
UVLO engaged	$V_{IT-(UV)} <$ SENSEx $< V_{IT+(OV)}$	$V_{POR} < V_{DD} <$ UVLO	Low / (High)

7.4.1 Normal Operation ($V_{DD} > V_{DD(MIN)}$)

When the voltage on V_{DD} is greater than $V_{DD(MIN)}$ for approximately ($t_{STRT} + t_D$), the $\overline{\text{RESETx}}$/RESETx output state will correspond to the SENSEx pin voltage with respect to the threshold limits, when SENSEx voltage is outside of threshold limits the $\overline{\text{RESETx}}$/RESETx voltage will be asserted.

7.4.2 Undervoltage Lockout ($V_{POR} < V_{DD} <$ UVLO)

When the voltage on V_{DD} is less than the device UVLO voltage but greater than the power-on reset voltage (V_{POR}), the $\overline{\text{RESETx}}$/RESETx pin will be asserted, regardless of the voltage on SENSEx pin.

7.4.3 Power-On Reset ($V_{DD} < V_{POR}$)

When the voltage on V_{DD} is lower than the required voltage (V_{POR}) to internally pull the asserted output to GND, $\overline{\text{RESETx}}$/RESETx signal is undefined and is not to be relied upon for proper device function.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Voltage Threshold Accuracy

Voltage monitoring requirements vary depending on the voltage supply tolerance of the device being powered. Due to the high precision of the TPS3704x (±1% maximum), the device allows for a wider supply voltage margins and threshold headroom for tight tolerance applications.

For example, take a DC/DC regulator providing power to a core voltage rail of an MCU. The MCU has a tolerance of ±5% of the nominal output voltage of the DC/DC. The user sets an ideal voltage threshold of ±4% which allows for ±1% of threshold accuracy. Since the TPS3704x threshold accuracy is ±1%, the user has more supply voltage margin which can allow for a relaxed power supply design. This gives flexibility to the DC/DC to use a smaller output capacitor or inductor because of a larger voltage window for voltage ripple and transients. There is also headroom between the minimum system voltage and voltage tolerance of the MCU to ensure that the voltage supply will never be in the region of potential failure of malfunction without the TPS3704x asserting a reset signal.

Figure 8-1 illustrates the supply undervoltage margin and accuracy of the TPS3704x for the example explained above. Using a low accuracy supervisor will eat into the available budget for the power supply ripple and transient response. This gives less flexibility to the user and a more stringent DC/DC converter design.


Figure 8-1. TPS3704x Voltage Threshold Accuracy

8.1.2 Adjustable Voltage Thresholds

The TPS3704x maximum accuracy (1%) allows for adjustable voltage thresholds using external resistors without adding major inaccuracies to the device. In case that the desired monitored voltage is not available, external resistor dividers can be used to set the desired voltage thresholds. Figure 8-2 illustrates an example of how to adjust the voltage threshold with external resistor dividers. For assistance in calulating the external resistors access the TPS3704 adjustable threshold voltage resistor calculator in the Design Tools and Simulation section of the TPS3704 product page. The resistors can be calculated depending on the desired voltage threshold and device part number. TI recommends using an adjustable voltage threshold device variant because of the bypass mode of internal resistor ladder.

For example, consider a 2.0 V rail being monitored (V_{MON}) using the TPS3704 0.8 V adjustable variant. Using Equation 2, R1 = 15 kΩ given that R2 = 10 kΩ, V_{MON} = 2 V, and V_{SENSE1} = 0.8 V. This device is typically meant to monitor a 0.8 V rail with ±4% voltage thresholds. This means that the device undervoltage threshold ($V_{IT-(UV)}$) and overvoltage threshold ($V_{IT+(OV)}$) is 0.768 V and 0.832 V respectively. Using Equation 2, V_{MON} = 1.92 V when V_{SENSE1} = $V_{IT-(UV)}$. This can be denoted as V_{MON-}, the monitored undervoltage threshold where the device will assert a reset signal. Using Equation 2 again, the monitored overvoltage threshold (V_{MON+}) = 2.08 V when V_{SENSE1} = $V_{IT+(OV)}$. If a wider tolerance or UV only threshold is desired, use a device variant shown on Table 9-2 to determine what device part number matches your application.

$$V_{SENSE1} = V_{MON} \times (R_2 / (R_1 + R_2)) \tag{2}$$

There are inaccuracies that must be taken into consideration while adjusting voltage thresholds. Aside from the tolerance of the resistor divider, there is an internal resistance of the SENSE1 pin that may affect the accuracy of the resistor divider. Although expected to be very high impedance, users are recommended to calculate the values for design specifications. The internal sense resistance R_{SENSE1} can be calculated by the sense voltage V_{SENSE1} divided by the sense current I_{SENSE1} as shown in Equation 4. V_{SENSE1} can be calculated using Equation 2 depending on the resistor divider and monitored voltage. I_{SENSE1} can be calculated using Equation 3.

$$I_{SENSE1} = [(V_{MON} - V_{SENSE1}) / R_1] - (V_{SENSE1} / R_2) \tag{3}$$

$$R_{SENSE1} = V_{SENSE1} / I_{SENSE1} \tag{4}$$

Figure 8-2. Adjustable Voltage Threshold with External Resistor Dividers

8.2 Typical Application

8.2.1 Design 1: Multi-Rail Window Monitoring for Microcontroller Power Rails

A typical application for the TPS37042 is shown in Figure 8-3. The TPS37042 is used to monitor two PMIC voltage rails that powers the core and I/O voltage of the microcontroller that requires accurate reset delay and voltage supervision. It utilizes the TPS37042 to monitor the core voltage rail of a MCU similar to the circuit below.


Figure 8-3. TPS37042 Dual-Channel Monitoring Two Microcontroller Power Rails

8.2.1.1 Design Requirements

Table 8-1. Design Requirements

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Monitored rails	3.3-$V_{I/O}$ nominal, with alerts if outside of ±8% of 3.3 V (including device accuracy), 10 ms reset delay	Worst case $V_{IT+(OV)}$ = 3.533 V (7.06%) Worst case $V_{IT-(UV)}$ = 3.071 V (-6.94%)
	1.2-V_{CORE} nominal, with alerts if outside of ±5% of 1.2 V (including device accuracy), 10 ms reset delay	Worst case $V_{IT+(OV)}$ = 1.2484 V (4.03%) Worst case $V_{IT-(UV)}$ = 1.1524 V (-3.97%)
Output logic voltage	5-V CMOS	5-V CMOS
Maximum system supervision current consumption	25 µA	5.5 µA (15 µA max)

8.2.1.2 Detailed Design Procedure

Determine which version of the TPS3704x best suits the monitored rail (V_{MON}) and window tolerances found on Table 9-2. The TPS3704x allows overvoltage and undervoltage monitoring for precise voltage supervision of common rails between 0.4 V and 5.55 V. This application calls for very tight monitoring of the rail with only ±5% of variation allowed on the 1.2-V_{CORE} rail. To ensure this requirement is met, the TPS37042 was chosen for its ±3% thresholds. The 3.3-$V_{I/O}$ is more flexible and can operate up to 8% variance. Since the TPS3704x comes in various tolerance options, the ±6% thresholds can be chosen for this voltage rail. To calculate the worst-case for $V_{IT+(OV)}$ and $V_{IT-(UV)}$, the accuracy must also be taken into account. The worst-case for $V_{IT+(OV)}$ and $V_{IT-(UV)}$ can be calculated shown in Equation 5 and Equation 6 respectively:

$$V_{IT+(OV\text{-}Worst\ Case)} = V_{MON} \times (1 + \%Threshold\ ) \times (1 + \%Accuracy) = 1.2 \times (1.03) \times (1.01) = 1.2484\ V \qquad (5)$$

$$V_{IT-(UV\text{-}Worst\ Case)} = V_{MON} \times (1 - \%Threshold) \times (1 - \%Accuracy) = 1.2 \times (0.97) \times (0.99) = 1.1524V \qquad (6)$$

Hysteresis is also needed to be taken into account when determining the OV and UV thresholds such that the release point after the fault is higher than the power supply tolerance limits. Refer to Figure 6-1 for more details.

When the outputs switch to a high impedance state, the rise time of the $\overline{RESETx}$/RESETx pin depends on the pull-up resistance and the capacitance on that node. Choose pull-up resistors that satisfy both the downstream timing requirements and the sink current required to have a V_{OL} low enough for the application; 10 kΩ to 1 MΩ resistors are a good choice for low-capacitive loads.

8.2.2 Design 2: Manual Self-Test Option for Enhanced Functional Safety Use Cases

Figure 8-4 displays a self-test scheme where a manual self-test function can be implemented. Any SENSEx pin can be reserved and used to trigger a fault to be observed at the output, thus pre-checking the TPS3704 for fault detection. TPS3704 is a functional safety compliant multichannel supervisor and enables applications such as factory automation and motor drive achieve IEC 61508 requirements and industrial safety integrity levels. This example uses a TPS37044F, configured for separate undervoltage and overvoltage (UV/OV) outputs where the SENSE4 thresholds are set at 5.5 V for OV and 2 V for UV.


Figure 8-4. TPS37044F Quad-Channel Monitoring With Manual Self-Test Option for Functional Safety

8.2.2.1 Design Requirements

Table 8-2. Design Requirements

| PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Monitored rails	3.3-V AVDD nominal, with alerts if outside of ±4% of 3.3 V (including device accuracy), 10-ms reset delay	Worst case $V_{IT+(OV)}$ = 3.432 V (+4%) Worst case $V_{IT-(UV)}$ = 3.168 V (–4%)
	1.8-V IOVDD nominal, with alerts if outside of ±4% of 1.8 V (including device accuracy), 10-ms reset delay	Worst case $V_{IT+(OV)}$ = 1.872 V (+4%) Worst case $V_{IT-(UV)}$ = 1.728 V (–4%)
	1.2-V DVDD nominal, with alerts if outside of ±4% of 1.2 V (including device accuracy), 10-ms reset delay	Worst case $V_{IT+(OV)}$ = 1.248 V (+4%) Worst case $V_{IT-(UV)}$ = 1.152 V (–4%)
SENSE4 (Self-test Option)	100-kΩ pullup resistor to VDD with NFET pulldown transistor to GND	UV_Trig = High - causing SENSE4 pin going low UV_Trig = Low - in normal operation
Output logic voltage	5-V CMOS	5-V CMOS
Max system IDD current	25 µA	5.5 µA (20 µA maximum)

8.2.2.2 Detailed Design Procedure

Figure 8-4 shows a self-test scheme where a manual self-test function can be implemented. SENSE4 has an overvoltage (OV) threshold that is set at 5.5 V and the undervoltage (UV) threshold set at 2 V. SENSE4 can be connected via a 100-kΩ resistor to VDD. The self-test setup gives the added benefit of a built-in overvoltage detector for the rail powering the TPS37044F. From a functional safety perspective, a voltage supervisor cannot be considered reliable if the supervisor is operating outside its recommended operated limits.

To trigger a manual self-test, pull UV_Trig high to cause SENSE4 to be logic low, therefore triggering an undervoltage (UV) fault. The UV fault appears at $\overline{RESET2}$ as an asserted low signal. By tying both reset outputs to an NMI or interrupt input of the processor, this self-test option scheme serves as a purpose to ensure that $\overline{RESET2}$, of the TPS37044F is operating properly. For more information on functional safety, see the Functional Safety Manual.

8.2.3 Application Curves

These application curves were taken with the TPS3704Q1EVM. Please see the TPS3704Q1EVM User Guide for more information.


V_{SENSE1} start up 0 V to 3.3 V, V_{DD} = 3.3 V, $V_{\overline{RESET1}}$ = 3.3 V,
TPS37044A7OHDDFR

Figure 8-5. TPS37044 SENSE1 Start Up Function

V_{DD} start up 0 V to 3.3 V, V_{SENSE1} = 3.3 V, V_{SENSE2} = 1.8 V,
V_{SENSE3_4} = 1.15 V, $V_{\overline{RESET1\_2}}$ = 3.3 V, TPS37044A7OHDDFR

Figure 8-6. TPS37044 VDD Start Up Function

V_{SENSE1} ramp 0 V to 3.75 V, OV/UV Threshold = 3.3 V
(±8%), V_{SENSE2} = 1.8 V, V_{DD} = 3.3 V, $V_{\overline{RESET1}}$ = 3.3 V,
TPS37044A7OHDDFR

Figure 8-7. TPS37044 Overvoltage and Undervoltage Function

V_{SENSE2} ramp 0 V to 2 V, OV/UV Threshold = 1.8 V
(+4%, -3.5%), V_{SENSE1} = 3.3 V, V_{DD} = 3.3 V,
$V_{\overline{RESET1}}$ = 3.3 V, TPS37044A7OHDDFR

Figure 8-8. TPS37044 Overvoltage and Undervoltage Function

V_{SENSE3_4} ramp 0 V to 1.5 V, OV/UV Threshold = 1.15
V (+7.5%, -5.5%), V_{DD} = 3.3 V, $V_{\overline{RESET2}}$ = 3.3 V,
TPS37044A7OHDDFR

Figure 8-9. TPS37044 Overvoltage and Undervoltage Function

V_{DD} ramp 0 V to 5 V, V_{SENSE3_4} = 1.2 V, $V_{\overline{RESET2}}$ = 3.3 V,
TPS37044A7OHDDFR

Figure 8-10. TPS37044 VDD Ramp Up Function

V_{SENSE1} toggling 0 V to 3.3 V [OV/UV Threshold = 3.3 V (±8%)], V_{SENSE2} toggling from 0 V to 1.8 V [OV/UV Threshold = 1.8 V (+4%, -3.5%)], V_{DD} = 3.3 V, $V_{\overline{RESET1}}$ = 3.3 V, TPS37044A7OHDDFR

Figure 8-11. TPS37044 SENSE 1 and SENSE 2 Toggling

V_{SENSE3} toggling 0 V to 1.15 V [OV/UV Threshold = 1.15 V (+7.5%, -5.5%)], V_{SENSE4} toggling from 0 V to 1.15 V [OV/UV Threshold = 1.15 V (+7.5%, -5.5%)], V_{DD} = 3.3 V, $V_{\overline{RESET1}}$ = 3.3 V, TPS37044A7OHDDFR

Figure 8-12. TPS37044 SENSE 3 and SENSE 4 Toggling

V_{SENSE1} = 3.3 V, V_{SENSE1} = 0 V via push-button for 1 ms, V_{DD} = 3.3 V, $V_{\overline{RESET1}}$ = 3.3 V, TPS37044A7OHDDFR

Figure 8-13. TPS37044 SENSE1 Push-Button Monitoring Function with Reset Time Delay

V_{SENSE1} toggling from 3.3 V to 0 V, V_{DD} = 3.3 V, $V_{\overline{RESET1}}$ toggling from 3.3 V to 0 V, TPS37044A7OHDDFR

Figure 8-14. TPS37044 SENSE1 Propagation Delay Function

8.3 Power Supply Recommendations

8.3.1 Power Supply Guidelines

This device is designed to operate from an input supply with a voltage range between 1.7 V to 6 V. It has a 6.5 V absolute maximum rating on the VDD pin. It is good analog practice to place a 0.1 µF to 1 µF capacitor between the VDD pin and the GND pin depending on the input voltage supply noise. If the voltage supply providing power to VDD is susceptible to any large voltage transient that exceed maximum specifications, additional precautions must be taken. See SNVA849 for more information.

8.4 Layout

8.4.1 Layout Guidelines

- Place the external components as close to the device as possible. This configuration prevents parasitic errors from occurring.
- Avoid using long traces for the VDD supply node. The VDD capacitor, along with parasitic inductance from the supply to the capacitor, can form an LC circuit and create ringing with peak voltages above the maximum VDD voltage.
- Avoid using long traces of voltage to the sense pin. Long traces increase parasitic inductance and cause inaccurate monitoring and diagnostics.
- If SENSEx capacitors (C_{SENSEx}) are used, place the capacitors as close as possible to the SENSEx pins to further improve the noise immunity on the SENSEx pins. Placing a 10 nF to 100 nF capacitors between the SENSEx pins and GND can reduce the sensitivity to transient voltages on the monitored signal.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

8.4.2 Layout Example

● Vias used to connect pins for application-specific connections

*C_{SENSEx} capacitors can be added for improve noise immunity

Figure 8-15. Recommended Layout

9 Device and Documentation Support

9.1 Device Nomenclature

Figure 4-1 in Section 4 and Table 9-1 shows how to decode the function of the device based on its part number shown in Table 9-2.

Table 9-1. Device Naming Convention

DESCRIPTION	NOMENCLATURE	VALUE
Generic Part number	TPS3704x	TPS3704x
Channel Option	1	One-channel option
	2	Dual-channel option
	3	Triple-channel option
	4	Quad-channel option
Detection Options	Ax, Bx, Cx,...	Please refer to Table 9-2
Variant code (Output Topology)	O	Open-Drain, Active-Low
	L	Push-Pull, Active-Low
	H	Push-Pull, Active-High
Reset Time Delay Option	A	20 µs reset time delay
	B	1 ms reset time delay
	C	2 ms reset time delay
	D	3 ms reset time delay
	E	5 ms reset time delay
	F	10 ms reset time delay
	G	15 ms reset time delay
	H	20 ms reset time delay
	I	25 ms reset time delay
	J	35 ms reset time delay
	K	40 ms reset time delay
	L	50 ms reset time delay
	M	70 ms reset time delay
	N	100 ms reset time delay
	O	140 ms reset time delay
	P	150 ms reset time delay
	R	200 ms reset time delay
	S	280 ms reset time delay
	T	400 ms reset time delay
	U	560 ms reset time delay
	V	800 ms reset time delay
	W	1120 ms reset time delay
	X	1200 ms reset time delay
Package	DDF	SOT-23 8-pin (1.6 mm × 2.9 mm)
Reel	R	Large Reel

Table 9-2. Device Threshold Table

ORDERABLE PART NAME	VARIANT[3]	NUM OF CHAN.	RESET TIME	SENSE1[1] [2]	SENSE2[1] [2]	SENSE3[1] [2]	SENSE4[1] [2]
TPS37042BJOFDDFRQ1	ADJ	2	10ms	0.8V (±4%)	0.8V (±4%)	-	-
TPS37042A3OFDDFRQ1	Fixed	2	10ms	3.3V (±5%)	1.2V (±5%)	-	-
TPS37042ZJOFDDFRQ1	Fixed	2	10ms	1.95V (±4%)	3.8V (±6%)	-	-
TPS37043DJOFDDFR	ADJ/Fixed	3	10 ms	3.3V (-11%)	1.2V (-11%)	0.8V (-8%)	-
TPS37043A4OFDDFRQ1	Fixed	3	10ms	2.8V (±5%)	1.8V (±5%)	1.2V (±5%)	-
TPS37043A8OFDDFRQ1	Fixed	3	10ms	3.3V (±5%)	1.8V (±5%)	1.0V (±5%)	-
TPS37043CPOFDDFRQ1	ADJ/Fixed	3	10ms	3.3V (±4%)	0.75V (±4%)	0.8V (±3%)	-
TPS37043ZJOFDDFRQ1	Fixed	3	10ms	0.95V (±4%)	1.35V (±4%)	1.8V (±4%)	-
TPS37043LJOFDDFRQ1	ADJ	3	10ms	0.4V (±5%)	0.4V (±5%)	0.8V (±5%)	-
TPS37043CJOFDDFRQ1	ADJ	3	10ms	0.8V (±6%)	0.8V (±6%)	0.8V (±6%)	-
TPS37043MJOFDDFRQ1	ADJ	3	10ms	0.4V (±7%)	0.4V (±7%)	0.8V (±7%)	-
TPS37043A5OFDDFRQ1	Fixed	3	10ms	3.3V (±4%)	1.8V (±4%)	1.2V (±4%)	-
TPS37043BJOFDDFRQ1	ADJ	3	10ms	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)	-
TPS37044BJOFDDFR	ADJ	4	10 ms	0.8 V (±4%)	0.8 V (±4%)	0.8 V (±4%)	0.8 V (±4%)
TPS37044LJOJDDFR	ADJ	4	35ms	0.4V (±5%)	0.4V (±5%)	0.8V (±5%)	0.8V (±5%)
TPS37044BJOFDDFRQ1	ADJ	4	10ms	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)
TPS37044CJOFDDFRQ1	ADJ	4	10ms	0.8V (±6%)	0.8V (±6%)	0.8V (±6%)	0.8V (±6%)
TPS37044MJOFDDFRQ1	ADJ	4	10ms	0.4V (±7%)	0.4V (±7%)	0.8V (±7%)	0.8V (±7%)
TPS37044A4OGDDFRQ1	Fixed	4	15ms	3.3V (±8%)	1.8V (±4%)	1.15V (±6%)	1.15V (±6%)

(1)   Listed percentage denotes window tolerance, see Figure 6-1 for more information
(2)   VIT threshold of 0.8V and 0.4V signifies an adjustable channel
(3)   ADJ denotes an adjustable voltage threshold set by an external resistor divider, see Section 8.1.2 for more information

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary   This glossary lists and explains terms, acronyms, and definitions.

10 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS37043DJOFDDFR	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3DJOF
TPS37043DJOFDDFR.A	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3DJOF
TPS37044BJOFDDFR	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4BJOF
TPS37044BJOFDDFR.A	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4BJOF
TPS37044LJOJDDFR	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4LJOJ
TPS37044LJOJDDFR.A	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4LJOJ

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS3704 :

● Automotive : TPS3704-Q1

NOTE: Qualified Version Definitions:

    ● Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Reel Diameter

Reel Width (W1)

TAPE DIMENSIONS

Cavity — A0

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS37043DJOFDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37044BJOFDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37044LJOJDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS37043DJOFDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37044BJOFDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37044LJOJDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0

2.95 TYP
2.65

A

PIN 1 ID
AREA

1

2.95
2.85
NOTE 3

8

6X 0.65

2X
1.95

4

5

8X 0.38
0.22

⊕ 0.1Ⓜ C A B

B

1.65
1.55

C

SEATING PLANE

△ 0.1 C

4X 0°-15°

1.1
MAX

4X 4°-15°

0.20 TYP
0.08

SEE DETAIL A

0.25

GAGE PLANE

0°- 8°

0.6
0.3

0.1
0.0

DETAIL A
TYPICAL

4222047/E   07/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

8X (1.05)

SYMM

1

8

8X (0.45)

SYMM

6X (0.65)

4

5

(R0.05)
TYP

(2.6)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X

SOLDER MASK
OPENING

METAL

0.05 MAX
ALL AROUND

EXPOSED
METAL

**NON SOLDER MASK
DEFINED**

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

0.05 MIN
ALL AROUND

EXPOSED
METAL

**SOLDER MASK
DEFINED**

SOLDER MASK DETAILS

4222047/E   07/2024

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (1.05)

1

8X (0.45)

6X (0.65)

4

SYMM

(R0.05) TYP

8

SYMM

5

(2.6)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/E   07/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER