



## 2-A WIDE-INPUT-RANGE STEP-DOWN SWIFT™ CONVERTER

### FEATURES

- **Controlled Baseline**
    - One Assembly/Test Site, One Fabrication Site
  - **Enhanced Diminishing Manufacturing Sources (DMS) Support**
  - **Enhanced Product-Change Notification**
  - **Qualification Pedigree <sup>(1)</sup>**
  - **Wide Input Voltage Range: 5.5 V to 35 V**
  - **Up to 2-A Continuous (3-A Peak) Output Current**
  - **High Efficiency up to 95% Enabled by 110-mΩ Integrated MOSFET Switch**
  - **Wide Output Voltage Range: Adjustable Down to 1.22 V with 1.5% Initial Accuracy**
  - **Internal Compensation Minimizes External Parts Count**
- **Fixed 500-kHz Switching Frequency for Small Filter Size**
  - **Improved Line Regulation and Transient Response by Input Voltage Feed Forward**
  - **System Protected by Overcurrent Limiting and Thermal Shutdown**
  - **-55°C to 125°C Operating Junction Temperature Range**
  - **Available in Small 8-Pin SOIC Package**
  - **For SWIFT™ Documentation, Application Reports, and Design Software, See the TI Website at [www.ti.com/swift](http://www.ti.com/swift)**

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

### APPLICATIONS

- **Consumer: Set-Top Boxes, DVDs, LCD Displays**
- **Industrial and Car Audio Power Supplies**
- **Battery Chargers, High-Power LED Supplies**
- **12-V/24-V Distributed Power Systems**

### DESCRIPTION/ORDERING INFORMATION

As a member of the SWIFT™ family of dc/dc regulators, the TPS5420 is a high-output-current PWM converter that integrates a low-resistance high-side N-channel MOSFET. Included on the substrate with the listed features is a high-performance voltage error amplifier that provides tight voltage regulation accuracy under transient conditions, an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 5.5 V, an internally set slow-start circuit to limit inrush currents, and a voltage feed-forward circuit to improve the transient response. Using the ENA pin, shutdown supply current is reduced to 18  $\mu$ A, typically. Other features include an active high enable, overcurrent protection, and thermal shutdown. To reduce design complexity and external component count, the TPS5420 feedback loop is internally compensated.

The TPS5420 device is available in an easy to use 8-pin SOIC package. TI provides evaluation modules and the SWIFT Designer Software tool to aid in quickly achieving high-performance power-supply designs to meet aggressive equipment development cycles.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SWIFT is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ORDERING INFORMATION

T <sub>J</sub>	INPUT VOLTAGE	OUTPUT VOLTAGE	PACKAGE <sup>(1)</sup>	PART NUMBER
–55°C to 125°C	5.5 V to 35 V	Adjustable to 1.22 V	SOIC (D) <sup>(2)</sup>	TPS5420MDREP

- (1) For the most current package and ordering information, see the *Package Option Addendum* at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).  
 (2) The D package is available taped and reeled. Add an R suffix to the device type (i.e., TPS5420DR).

## SIMPLIFIED SCHEMATIC



## Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
V <sub>I</sub>	Input voltage range	VIN	–0.3 to 38 <sup>(3)</sup>
		BOOT	–0.3 to 50
		PH (steady-state)	–0.6 to 38 <sup>(3)</sup>
		EN	–0.3 to 7
		VSENSE	–0.3 to 3
		BOOT-PH	10
		PH (transient < 10 ns)	–1.2
I <sub>O</sub>	Source current	PH	Internally limited
I <sub>lkg</sub>	Leakage current	PH	10
T <sub>J</sub>	Operating virtual junction temperature range	–55 to 150	°C
T <sub>stg</sub>	Storage temperature range	–65 to 150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
 (2) All voltage values are with respect to network ground terminal.  
 (3) Approaching the absolute maximum rating for the VIN pin may cause the voltage on the PH pin to exceed the absolute maximum rating.

## Dissipation Ratings<sup>(1)(2)</sup>

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT
8-pin D <sup>(3)</sup>	75°C/W

- (1) Maximum power dissipation may be limited by overcurrent protection.
- (2) Power rating at a specific ambient temperature  $T_A$  should be determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long-term reliability. See *Thermal Calculations* in applications section of this data sheet for more information.
- (3) Test board conditions:
- 3 in × 3 in, two layers, thickness: 0.062 in
  - 2-oz copper traces located on the top and bottom of the PCB


## Recommended Operating Conditions

		MIN	MAX	UNIT
$V_I$	Input voltage range, VIN	5.5	35	V
$T_J$	Operating junction temperature	–55	125	°C

## Electrical Characteristics

$T_J = -55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , VIN = 5.5 V to 35 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage (VIN Pin)						
IQ	Quiescent current	VSENSE = 2 V, Not switching, PH pin open		3	4.4	mA
		Shutdown, ENA = 0 V		18	50	μA
Undervoltage Lockout (UVLO)						
	Start threshold voltage, UVLO			5.3	5.5	V
	Hysteresis voltage, UVLO			330		mV
Voltage Reference						
	Voltage reference accuracy	TJ = 25°C	1.202	1.221	1.239	V
		IO = 0 A – 2 A	1.196	1.221	1.245	
Oscillator						
	Internally set free-running frequency	TJ = 25°C	400	500	600	kHz
		TJ = -55°C to 125°C	375		600	kHz
	Minimum controllable on time			150	200	ns
	Maximum duty cycle		87%	89%		
Enable (ENA Pin)						
	Start threshold voltage, ENA				1.3	V
	Stop threshold voltage, ENA		0.5			V
	Hysteresis voltage, ENA			450		mV
	Internal slow-start time (0 ~ 100%)		6.6	8	10.6	ms
Current Limit						
	Current limit		3	4	5.2	A
	Current limit hiccup time		13	16	22	ms
Thermal Shutdown						
	Thermal shutdown trip point		135	162		°C
	Thermal shutdown hysteresis			14		°C
Output MOSFET						
rDS(on)	High-side power MOSFET switch	VIN = 5.5 V		150		mΩ
		VIN = 10 V – 35 V		110	230	

**PIN ASSIGNMENTS****TERMINAL FUNCTIONS**

TERMINAL		DESCRIPTION
NAME	NO.	
BOOT	1	Boost capacitor for the high-side FET gate driver. Connect 0.01- $\mu$ F low-ESR capacitor from BOOT pin to PH pin.
NC	2, 3	Not connected internally
VSENSE	4	Feedback voltage for the regulator. Connect to output voltage divider.
ENA	5	On/off control. Below 0.5 V, the device stops switching. Float the pin to enable.
GND	6	Ground
VIN	7	Input supply voltage. Bypass VIN pin to GND pin close to device package with a high-quality, low-ESR ceramic capacitor.
PH	8	Source of the high-side power MOSFET. Connected to external inductor and diode.

## TYPICAL CHARACTERISTICS

OSCILLATOR FREQUENCY  
VS  
JUNCTION TEMPERATURE




Figure 1.

OPERATING QUIESCENT CURRENT  
VS  
JUNCTION TEMPERATURE




Figure 2.

MINIMUM CONTROLLABLE  
ON TIME  
VS  
JUNCTION TEMPERATURE




Figure 3.

VOLTAGE REFERENCE  
VS  
JUNCTION TEMPERATURE




Figure 4.

ON-STATE RESISTANCE  
VS  
JUNCTION TEMPERATURE




Figure 5.

INTERNAL SLOW START TIME  
VS  
JUNCTION TEMPERATURE




Figure 6.

SHUTDOWN QUIESCENT CURRENT  
VS  
INPUT VOLTAGE




Figure 7.

MINIMUM CONTROLLABLE  
DUTY RATIO  
VS  
JUNCTION TEMPERATURE




Figure 8.



## **APPLICATION INFORMATION (continued)**

### **Undervoltage Lockout (UVLO)**

The TPS5420 incorporates an undervoltage lockout circuit to keep the device disabled when VIN (the input voltage) is below the UVLO start voltage threshold. During power up, internal circuits are held inactive until VIN exceeds the UVLO start threshold voltage. Once the UVLO start threshold voltage is reached, device start-up begins. The device operates until VIN falls below the UVLO stop threshold voltage. The typical hysteresis in the UVLO comparator is 330 mV.

### **Boost Capacitor (BOOT)**

Connect a 0.01-μF low-ESR ceramic capacitor between the BOOT pin and PH pin. This capacitor provides the gate drive voltage for the high-side MOSFET. X7R or X5R grade dielectrics are recommended due to their stable values over temperature.

### **Output Feedback (VSENSE)**

The output voltage of the regulator is set by feeding back the center point voltage of an external resistor divider network to the VSENSE pin. In steady-state operation, the VSENSE pin voltage should be equal to the voltage reference 1.221 V.

### **Internal Compensation**

The TPS5420 implements internal compensation to simplify the regulator design. Since the TPS5420 uses voltage mode control, a type 3 compensation network has been designed on chip to provide a high crossover frequency and a high phase margin for good stability. See the *Internal Compensation Network* in the applications section for more details.

### **Voltage Feed Forward**

The internal voltage feed forward provides a constant dc power stage gain, despite any variations with the input voltage. This greatly simplifies the stability analysis and improves the transient response. Voltage feed forward varies the peak ramp voltage inversely with the input voltage so that the modulator and power stage gain are constant at the feed forward gain:

$$\text{Feed Forward Gain} = \frac{V_{IN}}{\text{Ramp}_{pk-pk}} \quad (1)$$

The typical feed-forward gain of TPS5420 is 25.

### **Pulse-Width-Modulation (PWM) Control**

The regulator employs a fixed-frequency pulse-width-modulator (PWM) control method. First, the feedback voltage (VSENSE pin voltage) is compared to the constant voltage reference by the high-gain error amplifier and compensation network to produce an error voltage. Then, the error voltage is compared to the ramp voltage by the PWM comparator. In this way, the error voltage magnitude is converted to a pulse width that is the duty cycle. Finally, the PWM output is fed into the gate drive circuit to control the on time of the high-side MOSFET.

### **Overcurrent Protection**

Overcurrent protection is implemented by sensing the drain-to-source voltage across the high-side MOSFET. The drain to source voltage is then compared to a voltage level representing the overcurrent threshold limit. If the drain-to-source voltage exceeds the overcurrent threshold limit, the overcurrent indicator is set true. The system ignores the overcurrent indicator for the leading-edge blanking time at the beginning of each cycle to avoid any turn-on noise glitches.

Once overcurrent indicator is set true, overcurrent protection is triggered. The high-side MOSFET is turned off for the rest of the cycle after a propagation delay. The overcurrent protection scheme is called cycle-by-cycle current limiting.

## APPLICATION INFORMATION (continued)

If the sensed current continues increasing, even with the cycle-by-cycle current limiting that may happen during short circuit or under other circumstances, the hiccup-mode overcurrent protection is triggered instead of the cycle-by-cycle current limiting. During the hiccup-mode overcurrent protection, the voltage reference is grounded and the high-side MOSFET is turned off for the hiccup time. Once the hiccup time is complete, the regulator restarts.

### Thermal Shutdown

The TPS5420 protects itself from overheating with an internal thermal shutdown circuit. If the junction temperature exceeds the thermal shutdown trip point, the voltage reference is grounded and the high-side MOSFET is turned off. The part is restarted under control of the slow start circuit automatically when the junction temperature drops 14°C below the thermal shutdown trip point.

### PCB Layout

Connect a low ESR ceramic bypass capacitor to the VIN pin. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the TPS5420 ground pin. The best way to do this is to extend the top-side ground area from under the device adjacent to the VIN trace, and place the bypass capacitor as close as possible to the VIN pin. The minimum recommended bypass capacitance is 10-μF ceramic with a X5R or X7R dielectric.

There should be a ground area on the top layer directly underneath the IC to connect the GND pin of the device and the anode of the catch diode. The GND pin should be tied to the PCB ground by connecting it to the ground area under the device as shown in [Figure 9](#).


The PH pin should be routed to the output inductor, catch diode, and boot capacitor. Since the PH connection is the switching node, the inductor should be located close to the PH pin, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The catch diode should also be placed close to the device to minimize the output current loop area. Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths. The component placements and connections shown work well, but other connection routings may also be effective.

Connect the output filter capacitor(s) as shown between the VOUT trace and GND. It is important to keep the loop formed by the PH pin,  $L_{out}$ ,  $C_{out}$ , and GND as small as is practical.

Connect the VOUT trace to the VSENSE pin using the resistor divider network to set the output voltage. Do not route this trace too close to the PH trace. Due to the size of the IC package and the device pinout, the trace may need to be routed under the output capacitor. The routing may be done on an alternate layer if a trace under the output capacitor is not desired.

The grounding scheme shown is used via a connection to a different layer to route to the ENA pin.



**APPLICATION INFORMATION (continued)**

**Figure 9. Design Layout**



**APPLICATION INFORMATION (continued)****Figure 10. TPS5420 Land Pattern****Application Circuits**

Figure 11 shows the schematic for a typical TPS5420 application. The TPS5420 can provide up to 2-A output current at a nominal output voltage of 5 V.



A. C3 = Tantalum AVX TPSD107M010R0080

**Figure 11. Application Circuit, 10-V – 35-V Input to 5-V Output**

## APPLICATION INFORMATION (continued)

### Design Procedure

The following design procedure can be used to select component values for the TPS5420. Alternately, the SWIFT Designer Software may be used to generate a complete design. The SWIFT Designer Software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

To begin the design process, a few parameters must be determined. The designer must know the following:

- Input voltage range
- Output voltage
- Input ripple voltage
- Output ripple voltage
- Output current rating
- Operating frequency

### Design Parameters

For this design example, use the following as the input parameters:

DESIGN PARAMETER <sup>(1)</sup>	EXAMPLE VALUE
Input voltage range	10 V to 35 V
Output voltage	5 V
Input ripple voltage	300 mV
Output ripple voltage	30 mV
Output current rating	2 A
Operating frequency	500 kHz

(1) As an additional constraint, the design is set up to be small size and low component height.

### Switching Frequency

The switching frequency for the TPS5420 is internally set to 500 kHz. It is not possible to adjust the switching frequency.

### Input Capacitors

The TPS5420 requires an input decoupling capacitor and, depending on the application, a bulk input capacitor. The recommended value for the decoupling capacitor is 10 µF. A high-quality ceramic type X5R or X7R is required. For some applications, a smaller value decoupling capacitor may be used, if the input voltage and current ripple ratings are not exceeded. The voltage rating must be greater than the maximum input voltage, including ripple. For this design, two 4.7-µF capacitors, C1 and C4, are used to allow for smaller 1812 case size to be used while maintaining a 50-V rating.

This input ripple voltage can be approximated by [Equation 2](#) :

$$\Delta V_{IN} = \frac{I_{OUT(MAX)} \times 0.25}{C_{BULK} \times f_{SW}} + (I_{OUT(MAX)} \times ESR_{MAX}) \quad (2)$$

Where:

$I_{OUT(MAX)}$  = Maximum load current

$f_{SW}$  = Switching frequency

$C_I$  = Input capacitor value

$ESR_{MAX}$  = Maximum series resistance of the input capacitor

The maximum RMS ripple current also needs to be checked. For worst-case conditions, this is approximated by [Equation 3](#):

$$I_{CIN} = \frac{I_{OUT(MAX)}}{2} \quad (3)$$

In this example, the calculated input ripple voltage is 118 mV and the RMS ripple current is 1.0 A. The maximum voltage across the input capacitors would be  $V_{IN\ max}$  plus  $\Delta V_{IN}/2$ . The chosen input decoupling capacitors are rated for 50 V, and the ripple current capacity for each is 3 A at 500 kHz, providing ample margin. The actual measured input ripple voltage may be larger than the calculated value, due to the output impedance of the input voltage source and parasitics associated with the layout.

#### CAUTION:

**The maximum ratings for voltage and current are not to be exceeded under any circumstance.**

Additionally, some bulk capacitance may be needed, especially if the TPS5420 circuit is not located within approximately 2 in from the input voltage source. The value for this capacitor is not critical, but it should be rated to handle the maximum input voltage, including ripple voltage, and should filter the output so that input ripple voltage is acceptable.

#### Output Filter Components

Two components need to be selected for the output filter, L1 and C2. Since the TPS5420 is an internally compensated device, a limited range of filter component types and values can be supported.

#### Inductor Selection

To calculate the minimum value of the output inductor, use [Equation 4](#):

$$L_{MIN} = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(max)} \times K_{IND} \times I_{OUT} \times F_{SW} \times 0.8} \quad (4)$$

$K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. Three things need to be considered when determining the amount of ripple current in the inductor: the peak-to-peak ripple current affects the output ripple voltage amplitude, the ripple current affects the peak switch current, and the amount of ripple current determines at what point the circuit becomes discontinuous. For designs using the TPS5420,  $K_{IND}$  of 0.2 to 0.3 yields good results. Low output ripple voltages are obtained when paired with the proper output capacitor, the peak switch current is below the current limit set point, and low load currents can be sourced before discontinuous operation.

For this design example, use  $K_{IND} = 0.2$ , and the minimum inductor value is 31  $\mu$ H. The next highest standard value used in this design is 33  $\mu$ H.

For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS inductor current can be found from [Equation 5](#):

$$I_{L(RMS)} = \sqrt{I_{OUT(MAX)}^2 + \frac{1}{12} \times \left( \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times 0.8} \right)^2} \quad (5)$$

and the peak inductor current can be determined using [Equation 6](#):

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times F_{SW}} \quad (6)$$

For this design, the RMS inductor current is 2.002 A, and the peak inductor current is 2.16 A. The chosen inductor is a Coilcraft MSS1260-333 type. The nominal inductance is 33  $\mu$ H. It has a saturation current rating of 2.2 A and an RMS current rating of 2.7 A, which meets the requirements. Inductor values for use with the TPS5420 are in the range of 10  $\mu$ H to 100  $\mu$ H.

## Capacitor Selection

The important design factors for the output capacitor are dc voltage rating, ripple current rating, and equivalent series resistance (ESR). The dc voltage and ripple current ratings cannot be exceeded. The ESR is important because, along with the inductor ripple current, it determines the amount of output ripple voltage. The actual value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired closed-loop crossover frequency of the design and LC corner frequency of the output filter. Due to the design of the internal compensation, it is recommended to keep the closed-loop crossover frequency in the range 3 kHz to 30 kHz, as this frequency range has adequate phase boost to allow for stable operation. For this design example, the intended closed-loop crossover frequency is between 2590 Hz and 24 kHz, and below the ESR zero of the output capacitor. Under these conditions, the closed-loop crossover frequency is related to the LC corner frequency as:

$$f_{CO} = \frac{f_{LC}^2}{85 V_{OUT}} \quad (7)$$

and the desired output capacitor value for the output filter to:

$$C_{OUT} = \frac{1}{3357 \times L_{OUT} \times f_{CO} \times V_{OUT}} \quad (8)$$

For a desired crossover of 18 kHz and a 33-μH inductor, the calculated value for the output capacitor is 100 μF. The capacitor type should be chosen so that the ESR zero is above the loop crossover. The maximum ESR is:

$$ESR_{MAX} = \frac{1}{2\pi \times C_{OUT} \times f_{CO}} \quad (9)$$

The maximum ESR of the output capacitor also determines the amount of output ripple, as specified in the initial design parameters. The output ripple voltage is the inductor ripple current times the ESR of the output filter. Check that the maximum specified ESR as listed in the capacitor data-sheet results in an acceptable output ripple voltage:

$$V_{PP(MAX)} = \frac{ESR_{MAX} \times V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{N_C \times V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times 0.8} \quad (10)$$

Where:

- Δ V<sub>PP</sub> = Desired peak-to-peak output ripple
- N<sub>C</sub> = Number of parallel output capacitors
- F<sub>SW</sub> = Switching frequency

The minimum ESR of the output capacitor should also be considered. For a good phase margin, if the ESR is zero when the ESR is at its minimum, it should not be above the internal compensation poles at 24 kHz and 54 kHz.

The selected output capacitor must also be rated for a voltage greater than the desired output voltage, plus one-half the ripple voltage. Any derating amount must also be included. The maximum RMS ripple current in the output capacitor is given by [Equation 11](#):

$$I_{COUT(RMS)} = \frac{1}{\sqrt{12}} \times \left[ \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_{OUT} - F_{SW} \times 0.8 \times N_C} \right] \quad (11)$$

Where:

- N<sub>C</sub> = Number of output capacitors in parallel
- F<sub>SW</sub> = Switching frequency

For this design example, a single 100-μF output capacitor is chosen for C3. The calculated RMS ripple current is 143 mA, and the maximum ESR required is 88 mΩ. A capacitor that meets these requirements is an AVX TPSD107M010R0080, rated at 10 V, with a maximum ESR of 80 mΩ and a ripple current rating of 1.369 A. This capacitor results in a peak-to-peak output ripple of 26 mV using Equation 10. An additional small 0.1-μF ceramic bypass capacitor may also be used, but is not included in this design.

Other capacitor types can be used with the TPS5420, depending on the needs of the application.

### Output Voltage Setpoint

The output voltage of the TPS5420 is set by a resistor divider (R1 and R2) from the output to the VSENSE pin. Calculate the R2 resistor value for the output voltage of 5 V using Equation 12:

$$R2 = \frac{R1 \times 1.221}{V_{OUT} - 1.221} \quad (12)$$

For any TPS5420 design, start with an R1 value of 10 kΩ. R2 is then 3.24 kΩ.

### Boot Capacitor


The boot capacitor should be 0.01 μF.

### Catch Diode

The TPS5420 is designed to operate using an external catch diode between PH and GND. The selected diode must meet the absolute maximum ratings for the application—reverse voltage must be higher than the maximum voltage at the PH pin, which is VINMAX + 0.5 V. Peak current must be greater than IOUTMAX plus one-half the peak-to-peak inductor current. Forward voltage drop should be small for higher efficiencies. It is important to note that the catch diode conduction time is typically longer than the high-side FET on time; therefore, the diode parameters improve the overall efficiency. Additionally, check that the device chosen is capable of dissipating the power losses. For this design, a Diodes, Inc. B340A is chosen, with a reverse voltage of 40 V, forward current of 3 A, and a forward voltage drop of 0.5 V.

### Additional Circuits

Figure 12 shows an application circuit using a wide input voltage range. The design parameters are similar to those given for the design example, with a larger-value output inductor and a lower closed-loop crossover frequency.



A. C3 = Tantalum AVX TPSD107M010R0080

Figure 12. 10-V — 21-V Input to 5-V Output Application Circuit

## ADVANCED INFORMATION

### Output Voltage Limitations

Due to the internal design of the TPS5420, there are both upper and lower output voltage limits for any given input voltage. The upper limit of the output voltage set point is constrained by the maximum duty cycle of 87% and is given by:

$$V_{OUTMAX} = 0.87 \times \left[ (V_{INMIN} - I_{OMAX} \times 0.230) + V_D \right] - (I_{OMAX} \times R_L) - V_D \quad (13)$$

Where:

$V_{INMIN}$  = Minimum input voltage

$I_{OMAX}$  = Maximum load current

$V_D$  = Catch diode forward voltage

$R_L$  = Output inductor series resistance

This equation assumes maximum on-resistance for the internal high-side FET.

The lower limit is constrained by the minimum controllable on time, which may be as high as 200 ns. The approximate minimum output voltage for a given input voltage and minimum load current is given by:

$$V_{OUTMIN} = 0.12 \times \left[ (V_{INMAX} - I_{OMIN} \times 0.110) + V_D \right] - (I_{OMIN} \times R_L) - V_D \quad (14)$$

Where:

$V_{INMAX}$  = Maximum input voltage

$I_{OMIN}$  = Minimum load current

$V_D$  = Catch diode forward voltage

$R_L$  = Output inductor series resistance

This equation assumes nominal on resistance for the high-side FET and accounts for worst-case variation of operating frequency set point. Any design operating near the operational limits of the device should be checked to ensure proper functionality.

### Internal Compensation Network

The design equations given in the example circuit can be used to generate circuits using the TPS5420. These designs are based on certain assumptions, and always select output capacitors within a limited range of ESR values. If a different capacitor type is desired, it may be possible to fit one to the internal compensation of the TPS5420. Equation 15 gives the nominal frequency response of the internal voltage-mode type III compensation network:

$$H(s) = \frac{\left(1 + \frac{s}{2\pi \times Fz1}\right) \times \left(1 + \frac{s}{2\pi \times Fz2}\right)}{\left(\frac{s}{2\pi \times Fp0}\right) \times \left(1 + \frac{s}{2\pi \times Fp1}\right) \times \left(1 + \frac{s}{2\pi \times Fp2}\right) \times \left(1 + \frac{s}{2\pi \times Fp3}\right)} \quad (15)$$

Where:

$Fp0$  = 2165 Hz,  $Fz1$  = 2170 Hz,  $Fz2$  = 2590 Hz

$Fp1$  = 24 kHz,  $Fp2$  = 54 kHz,  $Fp3$  = 440 kHz

$Fp3$  represents the non-ideal parasitics effect.

Using this information, along with the desired output voltage, feed-forward gain, and output filter characteristics, the closed-loop transfer function can be derived.

**ADVANCED INFORMATION (continued)****Thermal Calculations**

The following formulas show how to estimate the device power dissipation under continuous conduction mode operations. They should not be used if the device is working at light loads in the discontinuous conduction mode.

Conduction loss:  $P_{con} = I_{OUT}^2 \times r_{DS(on)} \times V_{OUT}/V_{IN}$

Switching loss:  $P_{sw} = V_{IN} \times I_{OUT} \times 0.01$

Quiescent current loss:  $P_q = V_{IN} \times 0.01$

Total loss:  $P_{tot} = P_{con} + P_{sw} + P_q$

Given  $T_A \Rightarrow$  Estimated junction temperature:  $T_J = T_A + R_{th} \times P_{tot}$

Given  $T_{JMAX} = 125^\circ\text{C} \Rightarrow$  Estimated maximum ambient temperature:  $T_{AMAX} = T_{JMAX} - R_{th} \times P_{tot}$



## PERFORMANCE GRAPHS

The performance graphs in Figure 13 through Figure 19 are applicable to the circuit in Figure 11.  $T_A = 25^\circ\text{C}$  (unless otherwise specified).




Figure 13. Efficiency vs Output Current




Figure 14. Output Regulation % vs Output Current




Figure 15. Input Regulation % vs Input Voltage




Figure 16. Input Voltage Ripple and PH Node,  $I_O = 3\text{ A}$




Figure 17. Output Voltage Ripple and PH Node,  $I_O = 3\text{ A}$




Figure 18. Transient Response,  $I_O$  Step 0.5 to 1.5 A




Figure 19. Startup Waveform,  $V_{IN}$  and  $V_{OUT}$




Figure 20. Startup Waveform, ENA and  $V_{OUT}$

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS5420MDREP</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	5420MEP
TPS5420MDREP.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	5420MEP
<a href="#">TPS5420MDREPG4</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	5420MEP
<a href="#">V62/07613-01XE</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	5420MEP

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS5420-EP :**

- Catalog : [TPS5420](#)
- Automotive : [TPS5420-Q1](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS5420MDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS5420MDREP	SOIC	D	8	2500	353.0	353.0	32.0

**D0008A****PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

**NOTES:**

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

**D0008A**

### SOIC - 1.75 mm max height

## SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



## SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025