

FEATURES

- Operates With 3-V to 5.5-V V_{CC} Supply
- Operates up to 1 Mbit/s
- Low Supply Current . . . 300 μ A Typ
- External Capacitors . . . $4 \times 0.1 \mu$ F
- Accepts 5-V Logic Input With 3.3-V Supply
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- RS-232 Bus-Pin ESD Protection Exceeds ± 15 kV Using Human-Body Model (HBM)


APPLICATIONS

- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

DESCRIPTION/ORDERING INFORMATION

The TRSF3232 consists of two line drivers, two line receivers, and a dual charge-pump circuit with ± 15 -kV ESD protection pin-to-pin (serial-port connection pins, including GND). This device provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The TRSF3232 operates at typical data signaling rates up to 1 Mbit/s and a driver output slew rate of 24 V/ μ s to 150 V/ μ s.

D, DB, DW, OR PW PACKAGE
(TOP VIEW)



NC – No internal connection

ORDERING INFORMATION

| T_A | PACKAGE ⁽¹⁾⁽²⁾ | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---------------|---------------------------|--------------|-----------------------|------------------|
| 0°C to 70°C | SOIC – D | Tube of 40 | TRSF3232CD | TRSF3232C |
| | | Reel of 2500 | TRSF3232CDR | |
| | SOIC – DW | Tube of 25 | TRSF3232CDW | TRSF3232C |
| | | Reel of 2000 | TRSF3232CDWR | |
| | SSOP – DB | Tube of 70 | TRSF3232CDB | RT22C |
| | | Reel of 2000 | TRSF3232CDBR | |
| –40°C to 85°C | TSSOP – PW | Tube of 70 | TRSF3232CPW | RT22C |
| | | Reel of 2000 | TRSF3232CPWR | |
| | SOIC – D | Tube of 40 | TRSF3232ID | TRSF3232I |
| | | Reel of 2000 | TRSF3232IDR | |
| | SOIC – DW | Tube of 25 | TRSF3232IDW | TRSF3232I |
| | | Reel of 2000 | TRSF3232IDWR | |
| | SSOP – DB | Tube of 70 | TRSF3232IDB | RT22I |
| | | Reel of 2000 | TRSF3232IDBR | |
| | TSSOP – PW | Tube of 70 | TRSF3232IPW | RT22I |
| | | Reel of 2000 | TRSF3232IPWR | |

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packageing.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FUNCTION TABLES

Each Driver⁽¹⁾

| INPUT DIN | OUTPUT DOUT |
|--------------|----------------|
| L | H |
| H | L |


(1) H = high level, L = low level

Each Receiver⁽¹⁾

| INPUT RIN | OUTPUT ROUT |
|--------------|----------------|
| L | H |
| H | L |
| Open | H |

(1) H = high level, L = low level
Open = input disconnected or
connected driver off

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|---|------------|-------|-----------------------|------|
| V _{CC} | Supply voltage range ⁽²⁾ | | –0.3 | 6 | V |
| V+ | Positive-output supply voltage range ⁽²⁾ | | –0.3 | 7 | V |
| V– | Negative-output supply voltage range ⁽²⁾ | | 0.3 | –7 | V |
| V+ – V– | Supply voltage difference ⁽²⁾ | | | 13 | V |
| V _I | Input voltage range | Drivers | –0.3 | 6 | V |
| | | Receivers | –25 | 25 | |
| V _O | Output voltage range | Drivers | –13.2 | 13.2 | V |
| | | Receivers | –0.3 | V _{CC} + 0.3 | |
| θ _{JA} | Package thermal impedance ⁽³⁾⁽⁴⁾ | D package | | 82 | °C/W |
| | | DB package | | 46 | |
| | | DW package | | 57 | |
| | | PW package | | 108 | |
| T _J | Operating virtual junction temperature | | | 150 | °C |
| T _{stg} | Storage temperature range | | –65 | 150 | °C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network GND.
- (3) Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) – T_A)/θ_{JA}. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

See [Figure 4](#)

| | | | MIN | NOM | MAX | UNIT |
|-----------------|---------------------------------|-------------------------|-------------------------|-----|-----|------|
| Supply voltage | | V _{CC} = 3.3 V | 3 | 3.3 | 3.6 | V |
| | | V _{CC} = 5 V | 4.5 | 5 | 5.5 | |
| V _{IH} | Driver high-level input voltage | DIN | V _{CC} = 3.3 V | 2 | | V |
| | | | V _{CC} = 5 V | 2.4 | | |
| V _{IL} | Driver low-level input voltage | DIN | | | 0.8 | V |
| V _I | Driver input voltage | DIN | 0 | | 5.5 | V |
| | Receiver input voltage | | –25 | | 25 | |
| T _A | Operating free-air temperature | TRSF3232C | 0 | | 70 | °C |
| | | TRSF3232I | –40 | | 85 | |

- (1) Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V_{CC} = 5 V ± 0.5 V.

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 4](#))

| PARAMETER | TEST CONDITIONS | MIN | TYP ⁽²⁾ | MAX | UNIT |
|-----------------|-----------------|---|--------------------|-----|------|
| I _{CC} | Supply current | No load, V _{CC} = 3.3 V or 5 V | 0.3 | 1 | mA |

- (1) Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V_{CC} = 5 V ± 0.5 V.
- (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

TRSF3232

3-V TO 5.5-V MULTICHANNEL RS-232 COMPATIBLE LINE DRIVER/RECEIVER

SLLS858–AUGUST 2007



DRIVER SECTION

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 4](#))

| PARAMETER | TEST CONDITIONS | MIN | TYP ⁽²⁾ | MAX | UNIT |
|---|--|-------------------------|--------------------|-----|------|
| V _{OH} High-level output voltage | DOUT at R _L = 3 kΩ to GND, DIN = GND | 5 | 5.4 | | V |
| V _{OL} Low-level output voltage | DOUT at R _L = 3 kΩ to GND, DIN = V _{CC} | –5 | –5.4 | | V |
| I _{IH} High-level input current | V _I = V _{CC} | | ±0.01 | ±1 | μA |
| I _{IL} Low-level input current | V _I at GND | | ±0.01 | ±1 | μA |
| I _{OS} Short-circuit output current ⁽³⁾ | V _O = 0 V | V _{CC} = 3.6 V | | ±35 | ±60 |
| | | V _{CC} = 5.5 V | | ±35 | ±90 |
| r _o Output resistance | V _{CC} , V ₊ , and V _– = 0 V, V _O = ±2 V | 300 | 10M | | Ω |

(1) Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V_{CC} = 5 V ± 0.5 V.

(2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

(3) Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 4](#))

| PARAMETER | TEST CONDITIONS | MIN | TYP ⁽²⁾ | MAX | UNIT |
|---|---|--|--------------------|------|--------|
| Maximum data rate (see Figure 1) | R _L = 3 kΩ, One DOUT switching | C _L = 1000 pF | | 250 | kbit/s |
| | | C _L = 250 pF, V _{CC} = 3 V to 4.5 V | | 1000 | |
| | | C _L = 1000 pF, V _{CC} = 4.5 V to 5.5 V | | 1000 | |
| t _{sk(p)} Pulse skew ⁽³⁾ | C _L = 150 pF to 2500 pF, R _L = 3 kΩ to 7 kΩ, See Figure 2 | | 300 | | ns |
| SR(tr) Slew rate, transition region (see Figure 1) | R _L = 3 kΩ to 7 kΩ, C _L = 150 pF to 1000 pF, V _{CC} = 3.3 V | 18 | | 150 | V/μs |

(1) Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V_{CC} = 5 V ± 0.5 V.

(2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

(3) Pulse skew is defined as |t_{PLH} – t_{PHL}| of each channel of the same device.

RECEIVER SECTION

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 4](#))

| PARAMETER | | TEST CONDITIONS | MIN | TYP ⁽²⁾ | MAX | UNIT |
|------------------|---|--------------------------------|-----------------------|-----------------------|-----|------|
| V _{OH} | High-level output voltage | I _{OH} = –1 mA | V _{CC} – 0.6 | V _{CC} – 0.1 | | V |
| V _{OL} | Low-level output voltage | I _{OL} = 1.6 mA | | | 0.4 | V |
| V _{IT+} | Positive-going input threshold voltage | V _{CC} = 3.3 V | | 1.5 | 2.4 | V |
| | | V _{CC} = 5 V | | 1.8 | 2.4 | |
| V _{IT–} | Negative-going input threshold voltage | V _{CC} = 3.3 V | 0.6 | 1.2 | | V |
| | | V _{CC} = 5 V | 0.8 | 1.5 | | |
| V _{hys} | Input hysteresis (V _{IT+} – V _{IT–}) | | | 0.3 | | V |
| r _i | Input resistance | V _I = ±3 V to ±25 V | 3 | 5 | 7 | kΩ |

(1) Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V_{CC} = 5 V ± 0.5 V.

(2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 3](#))


| PARAMETER | | TEST CONDITIONS | TYP ⁽²⁾ | UNIT |
|--------------------|---|-------------------------|--------------------|------|
| t _{PLH} | Propagation delay time, low- to high-level output | C _L = 150 pF | 300 | ns |
| t _{PHL} | Propagation delay time, high- to low-level output | C _L = 150 pF | 300 | ns |
| t _{sk(p)} | Pulse skew ⁽³⁾ | | 300 | ns |

(1) Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V_{CC} = 5 V ± 0.5 V.

(2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.


(3) Pulse skew is defined as |t_{PLH} – t_{PHL}| of each channel of the same device.

PARAMETER MEASUREMENT INFORMATION




- A. C_L includes probe and jig capacitance.
B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50\ \Omega$, 50% duty cycle, $t_r \leq 10\text{ ns}$, $t_f \leq 10\text{ ns}$.

Figure 1. Driver Slew Rate



- A. C_L includes probe and jig capacitance.
B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50\ \Omega$, 50% duty cycle, $t_r \leq 10\text{ ns}$, $t_f \leq 10\text{ ns}$.


Figure 2. Driver Pulse Skew



- A. C_L includes probe and jig capacitance.
B. The pulse generator has the following characteristics: $Z_O = 50\ \Omega$, 50% duty cycle, $t_r \leq 10\text{ ns}$, $t_f \leq 10\text{ ns}$.

Figure 3. Receiver Propagation Delay Times

APPLICATION INFORMATION



† C3 can be connected to V_{CC} or GND.

V_{CC} vs CAPACITOR VALUES

| V_{CC} | C1 | C2, C3, C4 |
|-------------------|---------------|--------------|
| 3.3 V \pm 0.3 V | 0.1 μ F | 0.1 μ F |
| 5 V \pm 0.5 V | 0.047 μ F | 0.33 μ F |
| 3 V to 5.5 V | 0.1 μ F | 0.47 μ F |

Figure 4. Typical Operating Circuit and Capacitor Values

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|------------------------------|---------------|----------------------|----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| TRSF3232IDWR | Active | Production | SOIC (DW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TRSF3232I |
| TRSF3232IDWR.A | Active | Production | SOIC (DW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TRSF3232I |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TRSF3232IDWR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TRSF3232IDWR | SOIC | DW | 16 | 2000 | 350.0 | 350.0 | 43.0 |

GENERIC PACKAGE VIEW

DW 16

SOIC - 2.65 mm max height

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224780/A



DW0016A

PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4220721/A 07/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DW0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:7X



SOLDER MASK DETAILS

4220721/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0016A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220721/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025