Product details

Sample rate (Max) (MSPS) 10 Resolution (Bits) 14 Number of input channels 1 Interface type CMOS Analog input BW (MHz) 900 Features High Performance, Low Power Rating Catalog Input range (Vp-p) 2.25 Power consumption (Typ) (mW) 36 Architecture SAR SNR (dB) 79 ENOB (Bits) 12.8 SFDR (dB) 90 Operating temperature range (C) -40 to 105 Input buffer No
Sample rate (Max) (MSPS) 10 Resolution (Bits) 14 Number of input channels 1 Interface type CMOS Analog input BW (MHz) 900 Features High Performance, Low Power Rating Catalog Input range (Vp-p) 2.25 Power consumption (Typ) (mW) 36 Architecture SAR SNR (dB) 79 ENOB (Bits) 12.8 SFDR (dB) 90 Operating temperature range (C) -40 to 105 Input buffer No
WQFN (RSB) 40
  • 14-bit 10/25/65 MSPS ADC
  • Noise floor: –155 dBFS/Hz
  • Ultra-low power with optimized power scaling: 36 mW (10 MSPS) to 79 mW (65 MSPS)
  • Latency: 1 clock cycle
  • INL: ±0.5 LSB; DNL: ±0.05 LSB
  • Reference: external or internal
  • Input Bandwidth: 400 MHz (3-dB)
  • Industrial temperature range: –40°C to +105°C
  • On-chip digital filter (optional)
    • Decimation by 2, 4, 8, 16, 32
    • 32-bit NCO
  • SDR/DDR and Serial CMOS interface
  • Small footprint: 40-VQFN (5 mm × 5 mm) package
  • Single 1.8-V supply
  • Spectral Performance (fIN = 10 MHz):
    • SNR: 79.0 dBFS
    • SFDR: 90 dBc HD2, HD3
    • SFDR: 100 dBFS Worst Spur
  • Spectral Performance (fIN = 70MHz):
    • SNR: 75.0 dBFS
    • SFDR: 70 dBc HD2, HD3
    • SFDR: 90 dBFS Worst Spur
  • 14-bit 10/25/65 MSPS ADC
  • Noise floor: –155 dBFS/Hz
  • Ultra-low power with optimized power scaling: 36 mW (10 MSPS) to 79 mW (65 MSPS)
  • Latency: 1 clock cycle
  • INL: ±0.5 LSB; DNL: ±0.05 LSB
  • Reference: external or internal
  • Input Bandwidth: 400 MHz (3-dB)
  • Industrial temperature range: –40°C to +105°C
  • On-chip digital filter (optional)
    • Decimation by 2, 4, 8, 16, 32
    • 32-bit NCO
  • SDR/DDR and Serial CMOS interface
  • Small footprint: 40-VQFN (5 mm × 5 mm) package
  • Single 1.8-V supply
  • Spectral Performance (fIN = 10 MHz):
    • SNR: 79.0 dBFS
    • SFDR: 90 dBc HD2, HD3
    • SFDR: 100 dBFS Worst Spur
  • Spectral Performance (fIN = 70MHz):
    • SNR: 75.0 dBFS
    • SFDR: 70 dBc HD2, HD3
    • SFDR: 90 dBFS Worst Spur

The ADC3541, ADC3542 and ADC3543 (ADC354x) family of devices are low-noise, ultra-low power, 14-bit, 10 to 65-MSPS, high-speed analog-to-digital converters (ADCs). Designed for low power consumption, these devices deliver a noise spectral density of –155 dBFS/Hz. The ADC354x offers great dc precision together with IF sampling support, which make these devices an excellent choice for a wide range of applications. High-speed control loops benefit from the short latency of only one clock cycle. The ADC consumes only 79 mW at 65 MSPS, and the power consumption scales very well with lower sampling rates.

The ADC354x uses an SDR, DDR or a serial CMOS interface to output the data offering the lowest power digital interface, together with the flexibility to minimize the number of digital interconnects. These devices are a pin-to-pin compatible family with different speed grades. These devices support the extended industrial temperature range of –40°C to +105⁰C.

The ADC3541, ADC3542 and ADC3543 (ADC354x) family of devices are low-noise, ultra-low power, 14-bit, 10 to 65-MSPS, high-speed analog-to-digital converters (ADCs). Designed for low power consumption, these devices deliver a noise spectral density of –155 dBFS/Hz. The ADC354x offers great dc precision together with IF sampling support, which make these devices an excellent choice for a wide range of applications. High-speed control loops benefit from the short latency of only one clock cycle. The ADC consumes only 79 mW at 65 MSPS, and the power consumption scales very well with lower sampling rates.

The ADC354x uses an SDR, DDR or a serial CMOS interface to output the data offering the lowest power digital interface, together with the flexibility to minimize the number of digital interconnects. These devices are a pin-to-pin compatible family with different speed grades. These devices support the extended industrial temperature range of –40°C to +105⁰C.

Download
Information

Request samples

Preproduction samples are available (PADC3541IRSBT). Request now

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 8
Type Title Date
* Data sheet ADC354x 14-bit, 10-MSPS to 65-MSPS, Low-noise, Ultra-low Power ADC datasheet (Rev. A) 22 Jul 2020
Application note High-Speed ADC: How to Properly Terminate Single-ended CMOS Digital Outputs 09 Dec 2020
Application note High Speed SAR ADC: Data Rate, Performance, and Pin Count Optimization 08 Dec 2020
Technical article Keys to quick success using high-speed data converters 13 Oct 2020
Analog design journal How to simplify AFE filtering via high‐speed ADCs with internal digital filters 10 Jan 2020
Technical article How to achieve fast frequency hopping 03 Mar 2019
Technical article RF sampling: Learning more about latency 09 Feb 2017
Technical article Why phase noise matters in RF sampling converters 28 Nov 2016

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

ADC3541EVM — ADC3541 evaluation module for 14-bit ultra-low-power high-SNR ADC with 10-MSPS sampling rate

The ADC3541 evaluation module (EVM) is a platform that demonstrates the performance of the ultra-low-power, high-linearity ADC3541 product. Onboard voltage regulation and flexible analog input options allow for easy evaluation for many different applications.

Interfacing to the TSW1400EVM (sold (...)

In stock
Limit: 3
Support software

DATACONVERTERPRO-SW — High-speed data converter pro software

This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter and analog front-end (AFE) platforms. Designed to support the entire TSW14xxx series of data-capture and pattern-generation cards, (...)
Simulation model

ADC35xx TINA Reference Design

SBAM455.ZIP (158 KB) - TINA-TI Reference Design
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
CAD/CAE symbol

ADC3541EVM Design Files

SBAR009.ZIP (10615 KB)
Package Pins Download
WQFN (RSB) 40 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos