Product details

Sample rate (Max) (MSPS) 65 Resolution (Bits) 18 Number of input channels 1 Interface type Serial LVDS Analog input BW (MHz) 900 Features High Dynamic Range, High Performance, Low Power Rating Catalog Input range (Vp-p) 3.2 Power consumption (Typ) (mW) 119 Architecture SAR SNR (dB) 84.5 ENOB (Bits) 13.7 SFDR (dB) 95 Operating temperature range (C) -40 to 105 Input buffer No
Sample rate (Max) (MSPS) 65 Resolution (Bits) 18 Number of input channels 1 Interface type Serial LVDS Analog input BW (MHz) 900 Features High Dynamic Range, High Performance, Low Power Rating Catalog Input range (Vp-p) 3.2 Power consumption (Typ) (mW) 119 Architecture SAR SNR (dB) 84.5 ENOB (Bits) 13.7 SFDR (dB) 95 Operating temperature range (C) -40 to 105 Input buffer No
WQFN (RSB) 40 25 mm² 5 x 5
  • 18-bit 10/25/65 MSPS ADC
  • Noise Floor: -160 dBFS/Hz
  • Ultra Low Power with Optimized Power Scaling: 76 mW (10 MSPS) to 119 mW (65 MSPS)
  • Latency: 1 clock cycle (1-wire SLVDS)
  • Specified 18-bit, no missing codes
  • INL/DNL: ±7/ ±0.7 LSB (typ)
  • Reference: External or Internal
  • Input Bandwidth: 900 MHz (3dB)
  • Industrial Temperature Range: -40 to +105°C
  • On-chip digital filter (optional)
    • Decimation by 2, 4, 8, 16, 32
    • 32-bit NCO
  • Serial LVDS digital interface (2-, 1- and 1/2-wire)
  • Small Footprint: 40-WQFN (5x5 mm) Package
  • Spectral Performance (fIN = 1 MHz):
    • SNR: 84.5 dBFS
    • SFDR: 95 dBc HD2, HD3
    • SFDR: 100 dBFS Worst Spur
  • Spectral Performance (fIN = 20 MHz):
    • SNR: 83.5 dBFS
    • SFDR: 90 dBc HD2, HD3
    • SFDR: 95 dBFS Worst Spur
  • 18-bit 10/25/65 MSPS ADC
  • Noise Floor: -160 dBFS/Hz
  • Ultra Low Power with Optimized Power Scaling: 76 mW (10 MSPS) to 119 mW (65 MSPS)
  • Latency: 1 clock cycle (1-wire SLVDS)
  • Specified 18-bit, no missing codes
  • INL/DNL: ±7/ ±0.7 LSB (typ)
  • Reference: External or Internal
  • Input Bandwidth: 900 MHz (3dB)
  • Industrial Temperature Range: -40 to +105°C
  • On-chip digital filter (optional)
    • Decimation by 2, 4, 8, 16, 32
    • 32-bit NCO
  • Serial LVDS digital interface (2-, 1- and 1/2-wire)
  • Small Footprint: 40-WQFN (5x5 mm) Package
  • Spectral Performance (fIN = 1 MHz):
    • SNR: 84.5 dBFS
    • SFDR: 95 dBc HD2, HD3
    • SFDR: 100 dBFS Worst Spur
  • Spectral Performance (fIN = 20 MHz):
    • SNR: 83.5 dBFS
    • SFDR: 90 dBc HD2, HD3
    • SFDR: 95 dBFS Worst Spur

The ADC358x is a low noise, ultra-low power 18-bit 65 MSPS high-speed ADC family. Designed for lowest noise performance, it delivers a noise spectral density of -160 dBFS/Hz combined with excellent linearity and dynamic range. The ADC358x offers very good DC precision together with IF sampling support which makes it ideally suited for a wide range of applications. High-speed control loops benefit from the short latency as low as only 1 clock cycle. The ADC consumes only 119 mW at 65 Msps and its power consumption scales very well with lower sampling rates.

The ADC358x uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports a one-lane and two-lane option. The ADC358x is a pin to pin compatible family with different speed grades. It comes in a 40-pin QFN package (5x5mm) and supports the extended industrial temperature range from -40 to +105⁰C.

The ADC358x is a low noise, ultra-low power 18-bit 65 MSPS high-speed ADC family. Designed for lowest noise performance, it delivers a noise spectral density of -160 dBFS/Hz combined with excellent linearity and dynamic range. The ADC358x offers very good DC precision together with IF sampling support which makes it ideally suited for a wide range of applications. High-speed control loops benefit from the short latency as low as only 1 clock cycle. The ADC consumes only 119 mW at 65 Msps and its power consumption scales very well with lower sampling rates.

The ADC358x uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports a one-lane and two-lane option. The ADC358x is a pin to pin compatible family with different speed grades. It comes in a 40-pin QFN package (5x5mm) and supports the extended industrial temperature range from -40 to +105⁰C.

Download

Our ADC3660 family won the 2021 World Electronics Achievement Awards (WEAA) Product of the Year in the Amplifier/Data Conversion category.

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet ADC358x 18-bit 0.5 MSPS to 65 MSPS Low Noise Ultra-low Power ADC datasheet PDF | HTML 27 Jul 2017
Analog Design Journal How to simplify AFE filtering via high‐speed ADCs with internal digital filters 10 Jan 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

ADC35xx TINA-TI Reference Design ADC35xx TINA-TI Reference Design

Simulation tool

PSPICE-FOR-TI PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
WQFN (RSB) 40 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos