Product details

Resolution (Bits) 14 Number of DAC channels 2 Interface type JESD204B Sample/update rate (Msps) 9000 Features High-performance, Input buffer Rating Catalog Power consumption (typ) (mW) 8200 SFDR (dB) 70 Architecture Pipeline Operating temperature range (°C) -40 to 85
Resolution (Bits) 14 Number of DAC channels 2 Interface type JESD204B Sample/update rate (Msps) 9000 Features High-performance, Input buffer Rating Catalog Power consumption (typ) (mW) 8200 SFDR (dB) 70 Architecture Pipeline Operating temperature range (°C) -40 to 85
FCBGA (ABJ) 400 289 mm² 17 x 17 FCBGA (ALK) 400 289 mm² 17 x 17
  • Two, 14-bit, 9-GSPS DACs
    • Up to 1200-MHz signal bandwidth
    • 1 DSA per channel tunes output power
  • Two, 14-Bit, 3-GSPS ADCs
    • Up to 1500-MHz signal bandwidth
    • NSD: –151 dBFS/Hz
    • AC performance at fIN = 2.6 GHz, –3 dBFS
      • SNR: 55 dBFS
      • SFDR: 73 dBc HD2 and HD3
      • SFDR: 91 dBc worst spur
    • 2 DSA per channel extends dynamic range
    • RF and digital power detectors
  • RF frequency range: 10 MHz to 6 GHz
  • Fast frequency hopping < 1 µs
  • Receive digital signal path:
    • Bypassable quad DDC per ADC
    • 3-phase coherent 32-bit NCOs per DDC
    • Decimation ratio: 2x to 32x
  • Transmit digital signal path:
    • Quad DUC per DAC with 32-bit NCOs
    • Interpolation ratio: 6x to 36x
    • Sin(x)/x correction and configurable delay
    • Power amplifier protection (PAP)
  • JESD204B interface:
    • 8 transceivers at up to 15 Gbps
    • Subclass 1 multichip synchronization
  • Clocks:
    • Internal PLL and VCO with bypass option
    • Clock output up to 3 GHz with clock divider
  • DAC power dissipation: 1.8 W/ch at 9 GSPS
  • ADC power dissipation: 1.9 W/ch at 3 GSPS
  • Package: 17-mm x 17-mm FC BGA, 0.8-mm pitch
  • Two, 14-bit, 9-GSPS DACs
    • Up to 1200-MHz signal bandwidth
    • 1 DSA per channel tunes output power
  • Two, 14-Bit, 3-GSPS ADCs
    • Up to 1500-MHz signal bandwidth
    • NSD: –151 dBFS/Hz
    • AC performance at fIN = 2.6 GHz, –3 dBFS
      • SNR: 55 dBFS
      • SFDR: 73 dBc HD2 and HD3
      • SFDR: 91 dBc worst spur
    • 2 DSA per channel extends dynamic range
    • RF and digital power detectors
  • RF frequency range: 10 MHz to 6 GHz
  • Fast frequency hopping < 1 µs
  • Receive digital signal path:
    • Bypassable quad DDC per ADC
    • 3-phase coherent 32-bit NCOs per DDC
    • Decimation ratio: 2x to 32x
  • Transmit digital signal path:
    • Quad DUC per DAC with 32-bit NCOs
    • Interpolation ratio: 6x to 36x
    • Sin(x)/x correction and configurable delay
    • Power amplifier protection (PAP)
  • JESD204B interface:
    • 8 transceivers at up to 15 Gbps
    • Subclass 1 multichip synchronization
  • Clocks:
    • Internal PLL and VCO with bypass option
    • Clock output up to 3 GHz with clock divider
  • DAC power dissipation: 1.8 W/ch at 9 GSPS
  • ADC power dissipation: 1.9 W/ch at 3 GSPS
  • Package: 17-mm x 17-mm FC BGA, 0.8-mm pitch

The AFE7422 is a dual-channel, wideband, RF-sampling analog front end (AFE) based on 14-bit, 9-GSPS DACs and 14-bit, 3-GSPS ADCs. With operation at an RF of up to 6 GHz, this device enables direct RF sampling into the C-band frequency range without the need for additional frequency conversions stages. This improvement in density and flexibility enables high-channel-count, multimission systems.

The DAC signal paths support interpolation and digital up conversion options that deliver up to 1200 MHz of signal bandwidth. The differential output path includes a digital step attenuator (DSA), which enables tuning of output power.

Each ADC input path includes a dual DSA and RF and Digital power detectors. Flexible decimation options provide optimization of data bandwidth and a decimation bypass mode is also available for widest signal bandwidth.

An 8-lane (8 TX + 8 RX) subclass-1 compliant JESD204B interface operates at up to 15 Gbps. A bypassable on-chip PLL simplifies clock operation with an optional clock output.

The AFE7422 is a dual-channel, wideband, RF-sampling analog front end (AFE) based on 14-bit, 9-GSPS DACs and 14-bit, 3-GSPS ADCs. With operation at an RF of up to 6 GHz, this device enables direct RF sampling into the C-band frequency range without the need for additional frequency conversions stages. This improvement in density and flexibility enables high-channel-count, multimission systems.

The DAC signal paths support interpolation and digital up conversion options that deliver up to 1200 MHz of signal bandwidth. The differential output path includes a digital step attenuator (DSA), which enables tuning of output power.

Each ADC input path includes a dual DSA and RF and Digital power detectors. Flexible decimation options provide optimization of data bandwidth and a decimation bypass mode is also available for widest signal bandwidth.

An 8-lane (8 TX + 8 RX) subclass-1 compliant JESD204B interface operates at up to 15 Gbps. A bypassable on-chip PLL simplifies clock operation with an optional clock output.

Download View video with transcript Video

More information

See the full data sheet and other design resources for the AFE7422. Request now

For commercial wireless applications, see our wireless infrastructure RF-sampling AFEs.

Similar products you might be interested in

open-in-new Compare products
Similar functionality to the compared device.
AFE7900 ACTIVE Four-transmit, six-receive, 5-MHz to 7400-MHz, RF-sampling AFE with 12-GSPS DACs and 3-GSPS ADCs AFE7900 has more channels, performance, and bandwidth at lower power per channel.
AFE7950 ACTIVE Four-transmit, six-receive, UHF to X-band, RF-sampling AFE with 12-GSPS DACs and 3-GSPS ADCs Same package and size, lower power per channel, more speed, channels, bandwidth and performance

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 10
Type Title Date
* Data sheet AFE7422 Dual-channel, RF-sampling AFE with 14-bit, 9-GSPS DACs and 14-bit, 3-GSPS ADCs datasheet (Rev. A) PDF | HTML 25 Jan 2019
More literature AFE74xx Power Dissipation Comparison Across Modes 07 Dec 2019
Technical article So, what's a VNA anyway? 23 Aug 2019
Technical article So, what's the deal with frequency response? 23 Aug 2019
More literature Temp Profile to Maintain Optimum FIT Performance 23 Jul 2019
Technical article So, what are S-parameters anyway? 23 May 2019
Technical article How to achieve fast frequency hopping 03 Mar 2019
More literature AFE74xx as a single-chip wideband repeater using loopback mode PDF | HTML 29 Jan 2019
More literature Evaluating the frequency hopping capability of the AFE74xx PDF | HTML 03 Dec 2018
EVM User's guide AFE7444EVM and AFE7422EVM User's Guide 10 Oct 2018

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

AFE7422EVM — AFE7422 dual-channel RF-sampling AFE with 14-bit 9-GSPS DAC and 3-GSPS ADC evaluation module

The AFE7422 evaluation module (EVM) is an RF-sampling transceiver platform that can be configured to support up to two-transmit and two-receive (2T2R) channels simultaneously. The module evaluates the AFE7422 device, which is a dual-channel RF-sampling analog front end (...)

User guide: PDF
Not available on TI.com
Firmware

TI-JESD204-IP — JESD204 Rapid Design IP for FPGAs connected to TI high-speed data converters

The JESD204 rapid design IP has been designed to enable FPGA engineers to achieve an accelerated path to a working JESD204 system. The IP has been architected in a way that downstream digital processing and other application logic are isolated from most of the performance- and timing-critical (...)
Support software

DATACONVERTERPRO-SW — High-speed data converter pro software

This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter and analog front-end (AFE) platforms. Designed to support the entire TSW14xxx series of data-capture and pattern-generation cards, (...)
Calculation tool

FREQ-DDC-FILTER-CALC — RF-Sampling Frequency Planner, Analog Filter, and DDC Excel™ Calculator

This Excel calculator provides system designers a way to simplify the design and debugging of direct RF-sampling receivers. It offers three functions: frequency planning, analog filtering, and decimation filter spur location.

In the concept phase, a frequency-planning tool enables fine tuning of (...)

Package Pins Download
FCBGA (ABJ) 400 View options
FCBGA (ALK) 400 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos