CD74HCT73
This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset

High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset - CD74HCT73
Datasheet
 

Datasheet (1)

Title Type Size (KB) Date
PDF 936 21 Aug 2003

User guides (1)

Title Type Size (KB) Date
PDF 18396 14 Nov 2003

Selection & solution guides  (2)

Title Type Size (KB) Date
PDF 4882 12 Jun 2017
PDF 5439 16 Jan 2007

More literature (1)

Title Type Size (KB) Date
PDF 2938 07 Oct 2003