The CDCLVP1216 is a highly versatile, low additive jitter buffer that can generate 16
copies of LVPECL clock outputs from one of two selectable LVPECL, LVDS, or LVCMOS inputs for a
variety of communication applications. It has a maximum clock frequency up to 2 GHz. The CDCLVP1216
features an on-chip multiplexer (MUX) for selecting one of two inputs that can be easily configured
solely through a control pin. The overall additive jitter performance is less than 0.1 ps, RMS from
10 kHz to 20 MHz, and overall output skew is as low as 30 ps, making the device a perfect choice
for use in demanding applications.
The CDCLVP1216 clock buffer distributes one of two selectable clock inputs (IN0, IN1) to
16 pairs of differential LVPECL clock outputs (OUT0, OUT15) with minimum skew for clock
distribution. The CDCLVP1216 can accept two clock sources into an input multiplexer. The inputs can
be LVPECL, LVDS, or LVCMOS/LVTTL.
The CDCLVP1216 is specifically designed for driving 50-Ω transmission lines. When driving
the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) should be
applied to the unused negative input pin. However, for high-speed performance up to 2 GHz,
differential mode is strongly recommended.
The CDCLVP1216 is packaged in a small 48-pin,
7-mm × 7-mm VQFN package and is characterized for operation from 40°C to +85°C.