Low jitter, dual 1:8 universal-to-LVPECL buffer
Product details
Parameters
Package | Pins | Size
Features
- Dual 1:8 Differential Buffer
- Two Clock Inputs
- Universal Inputs Can Accept LVPECL, LVDS,
LVCMOS/LVTTL - 16 LVPECL Outputs
- Maximum Clock Frequency: 2 GHz
- Maximum Core Current Consumption: 115 mA
- Very Low Additive Jitter: <100 fs, RMS
in 10-kHz to 20-MHz Offset Range - 2.375-V to 3.6-V Device Power Supply
- Maximum Propagation Delay: 550 ps
- Maximum Within Bank Output Skew: 25 ps
- LVPECL Reference Voltage, VAC_REF,
Available for Capacitive-Coupled Inputs - Industrial Temperature Range: –l40°C
to +85°C - Supports 105°C PCB Temperature (Measured
with a Thermal Pad) - Available in 7-mm × 7-mm, 48-Pin VQFN
(RGZ) Package - ESD Protection Exceeds 2000 V (HBM)
Description
The CDCLVP2108 is a highly versatile, low additive jitter buffer that can generate 16 copies of LVPECL clock outputs from two LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. Each buffer block consists of one input that feeds two LVPECL outputs. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 25 ps, making the device a perfect choice for use in demanding applications.
The CDCLVP2108 clock buffer distributes two clock inputs (IN0, IN1) to 16 pairs of differential LVPECL clock outputs (OUT0, OUT15) with minimum skew for clock distribution. Each buffer block consists of one input that feeds two LVPECL clock outputs. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.
The CDCLVP2108 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) must be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.
The CDCLVP2108 is characterized for operation from 40°C to +85°C and is available in a 7-mm × 7-mm, VQFN-48 package.
Technical documentation
Type | Title | Date | |
---|---|---|---|
* | Datasheet | CDCLVP2108 16-LVPECL Output, High-Performance Clock Buffer datasheet (Rev. C) | Oct. 25, 2013 |
User guide | CDCLVP2108EVM User's Guide | May 27, 2009 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
Description
CDCLVP2108EVM is the evaluation module for CDCLVP2108. The CDCLVP2108 is a highly versatile, low additive jitter buffer that integrates two channels of 1:8 LVPECL buffers with selectable LVPECL, LVDS, or LVCMOS inputs. It has a maximum clock frequency up to 2 GHz. The overall additive jitter (...)
Features
- Dual 1:8 LVPECL Differential Buffer
- Universal Inputs Accept LVPECL, LVDS, or LVCMOS/LVTTL
- Maximum Clock Frequency: 2 GHz
- Maximum Core Current Consumption: 110mA
- Very Low Additive Jitter: < 100 fs,rms in 10 kHz to 20 MHz Offset Range
- 2.375 V to 3.6 V Device Power Supply
- Maximum Propagation Delay: 550 ps
- (...)
Design tools & simulation
Features
- Leverages Cadence PSpice Technology
- Preinstalled library with a suite of digital models to enable worst-case timing analysis
- Dynamic updates ensure you have access to most current device models
- Optimized for simulation speed without loss of accuracy
- Supports simultaneous analysis of multiple products
- (...)
CAD/CAE symbols
Package | Pins | Download |
---|---|---|
VQFN (RGZ) | 48 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.