Product details

Resolution (Bits) 10 Number of DAC channels 1 Interface type Parallel CMOS Sample/update rate (Msps) 200 Features Low Power Rating Automotive Interpolation 1x Power consumption (typ) (mW) 170 SFDR (dB) 76 Architecture Current Source Operating temperature range (°C) -40 to 125 Reference type Ext, Int
Resolution (Bits) 10 Number of DAC channels 1 Interface type Parallel CMOS Sample/update rate (Msps) 200 Features Low Power Rating Automotive Interpolation 1x Power consumption (typ) (mW) 170 SFDR (dB) 76 Architecture Current Source Operating temperature range (°C) -40 to 125 Reference type Ext, Int
TSSOP (PW) 28 62.08 mm² 9.7 x 6.4
  • Qualified for Automotive Applications
  • Single +5V OR +3V Operation
  • High SFDR: 5MHz Output at 100MSPS: 68dBc
  • Low Glitch: 3pV-s
  • Low Power: 170mW at +5V
  • Internal Reference: Optional External Reference
    Adjustable Full-Scale Range Multiplying Option
  • Latch-Up Performance Meets 100 mA
    Per JESD 78, Class I
  • APPLICATIONS
    • Communication Transmit Channels
      • WLL, Cellular Base Station
      • Digital Microwave Links
      • Cable Modems
    • Waveform Generation
      • Direct Digital Synthesis (DDS)
      • Arbitrary Waveform Generation (ARB)
    • Medical/Ultrasound
    • High-Speed Instrumentation and Control
    • Video, Digital TV

  • Qualified for Automotive Applications
  • Single +5V OR +3V Operation
  • High SFDR: 5MHz Output at 100MSPS: 68dBc
  • Low Glitch: 3pV-s
  • Low Power: 170mW at +5V
  • Internal Reference: Optional External Reference
    Adjustable Full-Scale Range Multiplying Option
  • Latch-Up Performance Meets 100 mA
    Per JESD 78, Class I
  • APPLICATIONS
    • Communication Transmit Channels
      • WLL, Cellular Base Station
      • Digital Microwave Links
      • Cable Modems
    • Waveform Generation
      • Direct Digital Synthesis (DDS)
      • Arbitrary Waveform Generation (ARB)
    • Medical/Ultrasound
    • High-Speed Instrumentation and Control
    • Video, Digital TV

The DAC900 is a high-speed, Digital-to-Analog Converter (DAC) offering a 10-bit resolution option within the SpeedPlus family of high-performance converters. Featuring pin compatibility among family members, the DAC908, DAC902, and DAC904 provide a component selection option to an 8-, 12-, and 14-bit resolution, respectively. All models within this family of DACs support update rates in excess of 165MSPS with excellent dynamic performance, and are especially suited to fulfill the demands of a variety of applications.

The advanced segmentation architecture of the DAC900 is optimized to provide a high Spurious-Free Dynamic Range (SFDR) for single-tone, as well as for multi-tone signals—essential when used for the transmit signal path of communication systems.

The DAC900 has a high impedance (200k) current output with a nominal range of 20mA and an output compliance of up to 1.25V. The differential outputs allow for both a differential or singleended analog signal interface. The close matching of the current outputs ensures superior dynamic performance in the differential configuration, which can be implemented with a transformer.

Utilizing a small geometry CMOS process, the monolithic DAC900 can be operated on a wide, single-supply range of +2.7V to +5.5V. Its low power consumption allows for use in portable and battery operated systems. Further optimization can be realized by lowering the output current with the adjustable full-scale option.

For noncontinuous operation of the DAC900, a power-down mode results in only 45mW of standby power.

The DAC900 comes with an integrated 1.24V bandgap reference and edge-triggered input latches, offering a complete converter solution. Both +3V and +5V CMOS logic families can be interfaced to the DAC900.

The reference structure of the DAC900 allows for additional flexibility by utilizing the on-chip reference, or applying an external reference. The full-scale output current can be adjusted over a span of 2mA to 20mA, with one external resistor, while maintaining the specified dynamic performance.

The DAC900 is available in a TSSOP-28 (PW) package.

The DAC900 is a high-speed, Digital-to-Analog Converter (DAC) offering a 10-bit resolution option within the SpeedPlus family of high-performance converters. Featuring pin compatibility among family members, the DAC908, DAC902, and DAC904 provide a component selection option to an 8-, 12-, and 14-bit resolution, respectively. All models within this family of DACs support update rates in excess of 165MSPS with excellent dynamic performance, and are especially suited to fulfill the demands of a variety of applications.

The advanced segmentation architecture of the DAC900 is optimized to provide a high Spurious-Free Dynamic Range (SFDR) for single-tone, as well as for multi-tone signals—essential when used for the transmit signal path of communication systems.

The DAC900 has a high impedance (200k) current output with a nominal range of 20mA and an output compliance of up to 1.25V. The differential outputs allow for both a differential or singleended analog signal interface. The close matching of the current outputs ensures superior dynamic performance in the differential configuration, which can be implemented with a transformer.

Utilizing a small geometry CMOS process, the monolithic DAC900 can be operated on a wide, single-supply range of +2.7V to +5.5V. Its low power consumption allows for use in portable and battery operated systems. Further optimization can be realized by lowering the output current with the adjustable full-scale option.

For noncontinuous operation of the DAC900, a power-down mode results in only 45mW of standby power.

The DAC900 comes with an integrated 1.24V bandgap reference and edge-triggered input latches, offering a complete converter solution. Both +3V and +5V CMOS logic families can be interfaced to the DAC900.

The reference structure of the DAC900 allows for additional flexibility by utilizing the on-chip reference, or applying an external reference. The full-scale output current can be adjusted over a span of 2mA to 20mA, with one external resistor, while maintaining the specified dynamic performance.

The DAC900 is available in a TSSOP-28 (PW) package.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet DAC900-Q1 10-Bit 165-MSPS Digital-to-Analog Converter datasheet 11 Jun 2010
Application note High Speed, Digital-to-Analog Converters Basics (Rev. A) 23 Oct 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
TSSOP (PW) 28 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos