Home Interface Ethernet ICs Ethernet retimers, redrivers & mux-buffers

DS150DF1610

ACTIVE

12.5-to-15-Gbps 16-channel retimer

Product details

Type Retimer Mux Number of channels 16 Input compatibility AC-coupling, CML Speed (max) (Gbps) 15 Protocols General purpose Operating temperature range (°C) -10 to 85
Type Retimer Mux Number of channels 16 Input compatibility AC-coupling, CML Speed (max) (Gbps) 15 Protocols General purpose Operating temperature range (°C) -10 to 85
FCBGA (ABB) 196 225 mm² 15 x 15
  • Pin-Compatible Family
    • DS150DF1610: 12.5 to 15G
    • DS125DF1610: 9.8 to 12.5G
    • DS110DF1610: 8.5 to 11.3G
  • Fully Adaptive CTLE
  • Self tuning DFE, with Optional Continuous
    Adaption
  • Configurable VGA
  • Adjustable Transmit VOD
  • Adjustable 3-tap Transmit FIR Filter
  • On-chip AC Coupling on Receive Inputs
  • Locks to Half/Quarter/Eighth Data Rates for
    Legacy Support
  • On-chip Eye Monitor(EOM), PRBS Checker,
    Pattern Generator
  • Supports JTAG Boundary Scan
  • Programmable Output Polarity Inversion
  • Input Signal Detection, CDR Lock Detection
  • Single 2.5 V ±5% Power Supply
  • SMBus Based Register Configuration
  • Optional EEPROM Configuration
  • 15 mm × 15 mm, 196-pin FCBGA Package
  • Operating Temp Range : –10°C to +85°C
  • Pin-Compatible Family
    • DS150DF1610: 12.5 to 15G
    • DS125DF1610: 9.8 to 12.5G
    • DS110DF1610: 8.5 to 11.3G
  • Fully Adaptive CTLE
  • Self tuning DFE, with Optional Continuous
    Adaption
  • Configurable VGA
  • Adjustable Transmit VOD
  • Adjustable 3-tap Transmit FIR Filter
  • On-chip AC Coupling on Receive Inputs
  • Locks to Half/Quarter/Eighth Data Rates for
    Legacy Support
  • On-chip Eye Monitor(EOM), PRBS Checker,
    Pattern Generator
  • Supports JTAG Boundary Scan
  • Programmable Output Polarity Inversion
  • Input Signal Detection, CDR Lock Detection
  • Single 2.5 V ±5% Power Supply
  • SMBus Based Register Configuration
  • Optional EEPROM Configuration
  • 15 mm × 15 mm, 196-pin FCBGA Package
  • Operating Temp Range : –10°C to +85°C

The DS150DF1610 is a sixteen-channel multi-rate retimer with integrated signal conditioning features. The device includes a fully adaptive Continuous Time Linear Equalizer (CTLE), Decision Feedback Equalizer (DFE), clock and data recovery (CDR), and a transmit FIR filter to enhance the reach and robustness over long, lossy, crosstalk impaired high speed serial links to achieve BER < 1×10–15.

Each channel of the DS150DF1610 independently locks to serial data rates between 12.5 and 15 Gbps plus the divide by 2, 4 and 8 sub-multiples. A simple external oscillator (±100ppm) that is synchronous or asynchronous with the incoming data stream is used as a calibration clock.

A programmable transmit Finite Impulse Response (FIR) filter offers control of the pre-cursor, main tap and post-cursor for transmit equalization. The fully adaptive receive equalization (CTLE and DFE) enables longer distance transmission in lossy copper interconnects and backplanes with multiple connectors.

A non-disruptive mission mode eye-monitor feature allows link monitoring internal to the receiver. The built-in PRBS generator and checker compliment the internal diagnostic features to complete standalone BERT measurements. Built-in JTAG enables manufacturing tests.

To download the full datasheet, please send a request to: highspeed_datasheets@list.ti.com

The DS150DF1610 is a sixteen-channel multi-rate retimer with integrated signal conditioning features. The device includes a fully adaptive Continuous Time Linear Equalizer (CTLE), Decision Feedback Equalizer (DFE), clock and data recovery (CDR), and a transmit FIR filter to enhance the reach and robustness over long, lossy, crosstalk impaired high speed serial links to achieve BER < 1×10–15.

Each channel of the DS150DF1610 independently locks to serial data rates between 12.5 and 15 Gbps plus the divide by 2, 4 and 8 sub-multiples. A simple external oscillator (±100ppm) that is synchronous or asynchronous with the incoming data stream is used as a calibration clock.

A programmable transmit Finite Impulse Response (FIR) filter offers control of the pre-cursor, main tap and post-cursor for transmit equalization. The fully adaptive receive equalization (CTLE and DFE) enables longer distance transmission in lossy copper interconnects and backplanes with multiple connectors.

A non-disruptive mission mode eye-monitor feature allows link monitoring internal to the receiver. The built-in PRBS generator and checker compliment the internal diagnostic features to complete standalone BERT measurements. Built-in JTAG enables manufacturing tests.

To download the full datasheet, please send a request to: highspeed_datasheets@list.ti.com

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet DS150DF1610 12.5 to 15 Gbps 16-Channel Retimer datasheet PDF | HTML 11 Nov 2014
Analog Design Journal Green box testing: A method for optimizing high-speed serial links 21 Jul 2016
Application note Understanding EEPROM Programming for 10G to 12.5G Retimers 13 Jan 2016

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
FCBGA (ABB) 196 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos