Top

Product details

Parameters

We are not able to display this information. Please refer to the product data sheet.

Package | Pins | Size

SOIC (DW) 16 77 mm² 10.3 x 7.5 open-in-new Find other Isolated gate drivers

Features

  • 2.5-A Maximum Peak Output Current
  • Drives IGBTs up to IC = 150 A, VCE = 600 V
  • Capacitive Isolated Fault Feedback
  • CMOS/TTL Compatible Inputs
  • 300-ns Maximum Propagation Delay
  • Soft IGBT Turnoff
  • Integrated Fail-Safe IGBT Protection
    • High VCE (DESAT) Detection
    • Undervoltage Lockout (UVLO) Protection
      With Hysteresis
  • User Configurable Functions
    • Inverting, Noninverting Inputs
    • Auto-Reset
    • Auto-Shutdown
  • Wide VCC1 Range: 3 V to 5.5 V
  • Wide VCC2 Range: 15 V to 30 V
  • Operating Temperature: –40°C to 125°C
  • Wide-Body SO-16 Package
  • ±50-kV/µs Transient Immunity Typical
  • Safety and Regulatory Approvals:
    • VDE 6000 VPK Basic Isolation per DIN V VDE
      V 0884-10 (VDE V 0884-10) and DIN EN
      61010-1
    • 4243 VRMS Isolation for One Minute per UL
      1577
    • CSA Component Acceptance Notice #5A, IEC
      61010-1, and IEC 60950-1 End Equipment
      Standards
open-in-new Find other Isolated gate drivers

Description

The ISO5500 is an isolated gate driver for IGBTs and MOSFETs with power ratings of up to IC = 150 A and VCE = 600 V. Input TTL logic and output power stage are separated by a capacitive, silicon dioxide (SiO2), isolation barrier. When used in conjunction with isolated power supplies, the device blocks high voltage, isolates ground, and prevents noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

The device provides over-current protection (DESAT) to an IGBT or MOSFET while an Undervoltage Lockout circuit (UVLO) monitors the output power supply to ensure sufficient gate drive voltage. If the output supply drops below 12 V, the UVLO turns the power transistor off by driving the gate drive output to a logic low state.

For a DESAT fault, the ISO5500 initiates a soft shutdown procedure that slowly reduces the IGBT/MOSFET current to zero while preventing large di/dt induced voltage spikes. A fault signal is then transmitted across the isolation barrier, actively driving the open-drain FAULT output low and disabling the device inputs. The inputs are blocked as long as the FAULT-pin is low. FAULT remains low until the inputs are configured for an output low state, followed by a logic low input on the RESET pin.

The ISO5500 is available in a 16-pin SOIC package and is specified for operating temperatures from –40°C to 125°C.

open-in-new Find other Isolated gate drivers
Download
Similar products you might be interested in
open-in-new Compare products
Same functionality but is not pin-for-pin or parametrically equivalent to the compared device:
ISO5851 ACTIVE 2.5-A / 5-A 5.7-kV RMS single channel isolated gate driver with protection features This product exceeds the performance of the ISO5500 with 5.7kV isolation rating, 100V/ns higher CMTI, and 1500Vrms working voltage.
ISO5852S ACTIVE 2.5-A / 5-A, 5.7-kV RMS single channel isolated gate driver with split output and protection This product exceeds the performance of the ISO5500 with 5.7kV isolation rating, 100V/ns higher CMTI, and 1500Vrms working voltage.
UCC21750 ACTIVE ±10-A 5.7kV RMS single channel isolated gate driver for SiC/IGBT This product has higher protection features, integrated analog to PWM sensors, and supports 10-A drive current.

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 12
Type Title Date
* Datasheet ISO5500 2.5-A Isolated IGBT, MOSFET Gate Driver datasheet (Rev. D) Jan. 30, 2015
More literature UL Certification (Rev. O) Feb. 03, 2021
Application note External Gate Resistor Selection Guide (Rev. A) Feb. 28, 2020
Application note Understanding Peak IOH and IOL Currents (Rev. A) Feb. 28, 2020
More literature CSA Certification (Rev. P) Nov. 19, 2019
White paper Power Electronics in Motor Drives: Where is it? (Rev. A) Oct. 01, 2019
More literature VDE certificate for basic isolation for DIN VDE V 0884-11:2017-01 (Rev. Q) Sep. 20, 2019
Technical articles How to achieve higher system robustness in DC drives, part 3: minimum input pulse Sep. 19, 2018
Technical articles How to achieve higher system robustness in DC drives, part 2: interlock and deadtime May 30, 2018
Technical articles Boosting efficiency for your solar inverter designs May 24, 2018
Technical articles How to achieve higher system robustness in DC drives, part 1: negative voltage Apr. 17, 2018
User guide ISO5500EVM User's Manual (Rev. A) Nov. 06, 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
document-generic User guide
49
Description

The ISO5500EVM can be used to evaluate device parameters while acting as a guide for board layout. The board allows the user to evaluate device performance using a simulated (10 nF) IGBT load installed on the board, or to install an IGBT or MOSFET (TO-247 package)onto the board and drive it with the (...)

Features

ISO5500 device features

  • 2.5A Maximum Peak Output Current
  • Drives IGBTs up to Ic = 150 A, Vce = 600 V
  • Capacitive Isolated Fault Feedback
  • CMOS/TTL Compatible Inputs
  • Soft IGBT Turn-off
  • Integrated Fail-safe IGBT Protection
    • High Vce (DESAT) Detection
    • Under-Voltage Lockout (UVLO) Protection with Hysteresis
  • User (...)

Design tools & simulation

SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
SOIC (DW) 16 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos