Product details

Function Clock network synthesizer Number of outputs 14 RMS jitter (fs) 47 Output frequency (Min) (MHz) 1.00E-06 Output frequency (Max) (MHz) 3000 Input type HCSL, LVCMOS, LVDS, LVPECL, XTAL Output type CML, LVCMOS, LVDS, LVPECL Supply voltage (Min) (V) 3.135 Supply voltage (Max) (V) 3.465 Features JESD204B Operating temperature range (C) -40 to 85
Function Clock network synthesizer Number of outputs 14 RMS jitter (fs) 47 Output frequency (Min) (MHz) 1.00E-06 Output frequency (Max) (MHz) 3000 Input type HCSL, LVCMOS, LVDS, LVPECL, XTAL Output type CML, LVCMOS, LVDS, LVPECL Supply voltage (Min) (V) 3.135 Supply voltage (Max) (V) 3.465 Features JESD204B Operating temperature range (C) -40 to 85
VQFN (RGC) 64 81 mm² 9 x 9
  • Ultra-low jitter BAW VCO based Ethernet clocks
    • 42-fs typical/ 60-fs maximum RMS jitter at 312.5 MHz
    • 47-fs typical/ 65-fs maximum RMS jitter at 156.25 MHz
  • 3 high-performance Digital Phase Locked Loops (DPLLs) with paired Analog Phase Locked Loops (APLLs)

    • Programmable DPLL loop bandwidth from 1 mHz to 4 kHz
    • < 1-ppt DCO frequency adjustment step size
  • 4 differential or single-ended DPLL inputs
    • 1-Hz (1-PPS) to 800-MHz input frequency
    • Digital holdover and hitless switching
  • 14 differential outputs with programmable HSDS/LVPECL, LVDS and HSCL output formats
    • Up to 18 total frequency outputs when configured with 6 LVCMOS frequency outputs on OUT0_P/N, OUT1_P/N, GPIO1 and GPIO2 and 12 differential outputs
    • 1-Hz (1-PPS) to 1250-MHz output frequency with programmable swing and common mode
    • PCIe Gen 1 to 6 compliant
  • I2C or 3-wire/4-wire SPI interface
  • Ultra-low jitter BAW VCO based Ethernet clocks
    • 42-fs typical/ 60-fs maximum RMS jitter at 312.5 MHz
    • 47-fs typical/ 65-fs maximum RMS jitter at 156.25 MHz
  • 3 high-performance Digital Phase Locked Loops (DPLLs) with paired Analog Phase Locked Loops (APLLs)

    • Programmable DPLL loop bandwidth from 1 mHz to 4 kHz
    • < 1-ppt DCO frequency adjustment step size
  • 4 differential or single-ended DPLL inputs
    • 1-Hz (1-PPS) to 800-MHz input frequency
    • Digital holdover and hitless switching
  • 14 differential outputs with programmable HSDS/LVPECL, LVDS and HSCL output formats
    • Up to 18 total frequency outputs when configured with 6 LVCMOS frequency outputs on OUT0_P/N, OUT1_P/N, GPIO1 and GPIO2 and 12 differential outputs
    • 1-Hz (1-PPS) to 1250-MHz output frequency with programmable swing and common mode
    • PCIe Gen 1 to 6 compliant
  • I2C or 3-wire/4-wire SPI interface

The LMK5B33414 is a high-performance network synchronizer and jitter cleaner designed to meet the stringent requirements of ethernet-based networking applications with < 5-ns timing accuracy (class D).

The network synchronizer integrates three DPLLs to provide hitless switching and jitter attenuation with programmable loop bandwidth and no external loop filters, maximizing flexibility and ease of use. Each DPLL phase locks a paired APLL to a reference input.

APLL3 features ultra high performance PLL with TI’s proprietary Bulk Acoustic Wave (BAW) technology and can generate 312.5-MHz output clocks with 42-fs typical / 60-fs maximum RMS jitter irrespective of the DPLL reference input frequency and jitter characteristics. APLL2 and APLL1 provide options for a second or third frequency and/or synchronization domain.

Reference validation circuitry monitors the DPLL reference clocks and performs a hitless switch between them upon detecting a switchover event. Zero delay and phase cancellation may be enabled to control the phase relationship from input to outputs.

The device is fully programmable through I2C or SPI interface. The onboard EEPROM can be used to customize system start-up clocks. The device also features factory default ROM profiles as fallback options.

The LMK5B33414 is a high-performance network synchronizer and jitter cleaner designed to meet the stringent requirements of ethernet-based networking applications with < 5-ns timing accuracy (class D).

The network synchronizer integrates three DPLLs to provide hitless switching and jitter attenuation with programmable loop bandwidth and no external loop filters, maximizing flexibility and ease of use. Each DPLL phase locks a paired APLL to a reference input.

APLL3 features ultra high performance PLL with TI’s proprietary Bulk Acoustic Wave (BAW) technology and can generate 312.5-MHz output clocks with 42-fs typical / 60-fs maximum RMS jitter irrespective of the DPLL reference input frequency and jitter characteristics. APLL2 and APLL1 provide options for a second or third frequency and/or synchronization domain.

Reference validation circuitry monitors the DPLL reference clocks and performs a hitless switch between them upon detecting a switchover event. Zero delay and phase cancellation may be enabled to control the phase relationship from input to outputs.

The device is fully programmable through I2C or SPI interface. The onboard EEPROM can be used to customize system start-up clocks. The device also features factory default ROM profiles as fallback options.

Download

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet LMK5B33414 3-DPLL, 3-APLL, 4-IN, 14-OUT Network Synchronizer With BAW VCO for Ethernet-Based Networking Applications datasheet PDF | HTML 23 Sep 2022
User guide LMK5B33414 Programmer's Guide (Rev. A) PDF | HTML 10 Aug 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

LMK5B33414EVM — LMK5B33414 evaluation module for 14-output, three DPLL and APLL, network synchronizer with BAW VCO

The LMK5B33414 evaluation module (EVM) is a platform for device evaluation, compliance testing, and system prototyping for the LMK5B33414 network clock generator and synchronizer.

LMK5B33414 integrates three analog phase-locked loops (APLLs) and three digital PLLs (DPLLs) with programmable-loop (...)

User guide: PDF | HTML
Not available on TI.com
Application software & framework

PLLATINUMSIM-SW — PLLatinum™ simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.
Application software & framework

TICSPRO-SW — Texas Instruments clocks and synthesizers (TICS) pro software

Texas Instruments clocks and synthesizers (TICS) pro software is used to program the evaluation modules (EVMs) for product numbers with these prefixes: CDC, LMK and LMX. These products include phase-locked loops and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices.
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
VQFN (RGC) 64 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos