Product details

Architecture Voltage FB Number of channels (#) 1 Total supply voltage (Min) (+5V=5, +/-5V=10) 2.7 Total supply voltage (Max) (+5V=5, +/-5V=10) 5.5 GBW (Typ) (MHz) 120 BW @ Acl (MHz) 80 Acl, min spec gain (V/V) 1.1 Slew rate (Typ) (V/us) 115 Vn at flatband (Typ) (nV/rtHz) 2.5 Vn at 1 kHz (Typ) (nV/rtHz) 3.2 Iq per channel (Typ) (mA) 2 Vos (offset voltage @ 25 C) (Max) (mV) 0.1 Rail-to-rail In to V-, Out Features Shutdown, C-Load Drive, Adjustable BW/IQ/IOUT Rating Catalog Operating temperature range (C) -40 to 125 CMRR (Typ) (dB) 115 Input bias current (Max) (pA) 4000000 Offset drift (Typ) (uV/C) 0.5 Output current (Typ) (mA) 100 2nd harmonic (dBc) 80 3rd harmonic (dBc) 80 @ MHz 1
Architecture Voltage FB Number of channels (#) 1 Total supply voltage (Min) (+5V=5, +/-5V=10) 2.7 Total supply voltage (Max) (+5V=5, +/-5V=10) 5.5 GBW (Typ) (MHz) 120 BW @ Acl (MHz) 80 Acl, min spec gain (V/V) 1.1 Slew rate (Typ) (V/us) 115 Vn at flatband (Typ) (nV/rtHz) 2.5 Vn at 1 kHz (Typ) (nV/rtHz) 3.2 Iq per channel (Typ) (mA) 2 Vos (offset voltage @ 25 C) (Max) (mV) 0.1 Rail-to-rail In to V-, Out Features Shutdown, C-Load Drive, Adjustable BW/IQ/IOUT Rating Catalog Operating temperature range (C) -40 to 125 CMRR (Typ) (dB) 115 Input bias current (Max) (pA) 4000000 Offset drift (Typ) (uV/C) 0.5 Output current (Typ) (mA) 100 2nd harmonic (dBc) 80 3rd harmonic (dBc) 80 @ MHz 1
SOT-23 (DBV) 6 5 mm² 2.9 x 1.6
  • High-Drive Mode:
    • GBW (G = 100): 120 MHz
    • Slew Rate: 115 V/µs
    • 16-Bit Settling at 4-V Step: 280 ns
    • Low Voltage Noise: 2.5 nV/√Hz at 10 kHz
    • Low Output Impedance: 1 Ω at 1 MHz
    • Offset Voltage: ±100 µV (max)
    • Offset Voltage Drift: ±3 µV/ºC (max)
    • LowQuiescent Current: 2 mA (typ)
  • Low-Power Mode:
    • GBW: 1 MHz
    • Low Quiescent Current: 270 µA (typ)
  • Power-Scalable Features:
    • Ultrafast Transition from Low-Power to High-Drive Mode: 170 ns
  • High AC and DC Precision:
    • Low Distortion: –122 dBc for HD2 and –140 dBc for HD3 at 100 kHz
    • Input Common-Mode Range Includes Negative Rail
    • Rail-to-Rail Output
    • Wide Temperature Range: Fully Specified from –40°C to +125°C
  • High-Drive Mode:
    • GBW (G = 100): 120 MHz
    • Slew Rate: 115 V/µs
    • 16-Bit Settling at 4-V Step: 280 ns
    • Low Voltage Noise: 2.5 nV/√Hz at 10 kHz
    • Low Output Impedance: 1 Ω at 1 MHz
    • Offset Voltage: ±100 µV (max)
    • Offset Voltage Drift: ±3 µV/ºC (max)
    • LowQuiescent Current: 2 mA (typ)
  • Low-Power Mode:
    • GBW: 1 MHz
    • Low Quiescent Current: 270 µA (typ)
  • Power-Scalable Features:
    • Ultrafast Transition from Low-Power to High-Drive Mode: 170 ns
  • High AC and DC Precision:
    • Low Distortion: –122 dBc for HD2 and –140 dBc for HD3 at 100 kHz
    • Input Common-Mode Range Includes Negative Rail
    • Rail-to-Rail Output
    • Wide Temperature Range: Fully Specified from –40°C to +125°C

The OPAx625 family of operational amplifiers are excellent 16-bit and 18-bit, SAR ADC drivers that are high precision with low THD and noise allow for a unique power-scalable solution. This family of devices is fully characterized and specified with a 16-bit settling time of 280 ns that enables a true 16-bit effective number of bits (ENOB). Along with a high dc precision of only 100 µV offset voltage, a wide gain-bandwidth product of 120 MHz, a low wideband noise of 2.5 nV/√Hz, this family is optimized for driving high-throughput, high-resolution SAR ADCs, such as the ADS88xx family of SAR ADCs.

The OPAx625 features two operating modes: high-drive and low-power. In the innovative low-power mode, the OPAx625 tracks the input signal allowing the OPAx625 to transition from low-power mode to high-drive mode at 16-bit ENOB within 170 ns.

The OPAx625 family is available in 6-pin SOT and 10-pin VSSOP packages and is specified for operation from –40°C to +125°C.

The OPAx625 family of operational amplifiers are excellent 16-bit and 18-bit, SAR ADC drivers that are high precision with low THD and noise allow for a unique power-scalable solution. This family of devices is fully characterized and specified with a 16-bit settling time of 280 ns that enables a true 16-bit effective number of bits (ENOB). Along with a high dc precision of only 100 µV offset voltage, a wide gain-bandwidth product of 120 MHz, a low wideband noise of 2.5 nV/√Hz, this family is optimized for driving high-throughput, high-resolution SAR ADCs, such as the ADS88xx family of SAR ADCs.

The OPAx625 features two operating modes: high-drive and low-power. In the innovative low-power mode, the OPAx625 tracks the input signal allowing the OPAx625 to transition from low-power mode to high-drive mode at 16-bit ENOB within 170 ns.

The OPAx625 family is available in 6-pin SOT and 10-pin VSSOP packages and is specified for operation from –40°C to +125°C.

Download

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

ADS9120EVM-PDK — ADS9120 16-Bit, 2.5MSPS, 15.5mW SAR ADC EVM Performance Demonstration Kit (PDK)

The ADS9120 evaluation module (EVM) performance demonstration kit (PDK) is a platform for evaluating the performance of the ADS9120 successive-approximation register analog-to-digital converter (SAR ADC). The ADS9120EVM-PDK includes the ADS9120 EVM board, the PHI controller board, and accompanying (...)

In stock
Limit: 3
Simulation model

OPA625 TINA-TI Spice Model (Rev. A)

SBOM935A.ZIP (10 KB) - TINA-TI Spice Model
Simulation model

OPA625 TINA-TI Reference Design (Rev. A)

SBOM936A.TSC (340 KB) - TINA-TI Reference Design
Simulation model

OPA625 PSpice Model (Rev. B)

SBOM937B.ZIP (161 KB) - PSpice Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Calculation tool

ANALOG-ENGINEER-CALC — Analog engineer's calculator

The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
Calculation tool

VOLT-DIVIDER-CALC — Voltage Divider Determines A Set of Resistors for a Voltage Divider

VOLT-DIVIDER-CALC quickly determines a set of resistors for a voltage divider. This KnowledgeBase Javascript utility can be used to find a set of resistors for a voltage divider to achieve the desired output voltage. This calculator can also be used to design non-inverting attentuation circuits.

(...)

Not available
Reference designs

TIDA-01054 — Multi-Rail Power Reference Design for Eliminating EMI Effects in High Performance DAQ Systems

The TIDA-01054 reference design helps eliminate the performance degrading effects of EMI on Data Acquisition (DAQ) systems greater than 16 bits with the help of the LM53635 buck converter. The buck converter enables the designer to place power solutions close to the signal path without the (...)
Reference designs

TIDA-01055 — ADC Voltage Reference Buffer Optimization Reference Design for High Performance DAQ Systems

The TIDA-01055 reference design for high performance DAQ Systems optimizes the ADC reference buffer to improve SNR performance and reduce power consumption with the TI OPA837 high-speed op amp. This device is used in a composite buffer configuration and provides a 22% power improvement over (...)
Reference designs

TIDA-01057 — Reference Design Maximizing Signal Dynamic Range for True 10 Vpp Differential Input to 20 bit ADC

This reference design is designed for high performance data acquisition(DAQ) systems to improve the dynamic range of 20 bit differential input ADCs. Many DAQ systems require the measurement capability at a wide FSR (Full Scale Range) in order to obtain sufficient signal dynamic range. Many earlier (...)
Reference designs

TIDA-01056 — 20-bit 1MSPS DAQ Reference Design Optimizing Power Supply Efficiency While Minimizing EMI

This reference design for high performance data acquisition (DAQ) systems optimizes power stage in order to reduce power consumption and minimize the effect of EMI from switching regulator by using LMS3635-Q1 buck converter.  This reference designs yields 7.2% efficiency improvement at most (...)
Reference designs

TIDA-01051 — Reference Design Optimizing FPGA Utilization and Data Throughput for Automatic Test Equipment

The TIDA-01051 reference design is used to demonstrate optimized channel density, integration, power consumption, clock distribution and signal chain performance of very high channel count data acquisition (DAQ) systems such as those used in automatic test equipment (ATE). Using serializers, such (...)
Reference designs

TIDA-01053 — ADC Driver Reference Design Optimizing THD, Noise, and SNR for High Dynamic Range Instrumentation

The TIDA-01053 is an ADC driver reference design to optimize the THD, noise and the full system SNR for the high dynamic range instrumentation. The high capacitive nature of the ADC input presents some unique challenges for driver design and part selection process to ensure stability, low noise, (...)
Reference designs

TIDA-01050 — Optimized Analog Front End DAQ System Reference Design for 18 bit SAR Data Converters

The TIDA-01050 reference design aims to improve the integration, power consumption, performance, and clocking issues typically associated with automatic test equipment. This design is applicable to any ATE system but most applicable to systems requiring a large number of input channels.
Reference designs

TIDA-01052 — ADC Driver Reference Design Improving Full Scale THD Using Negative Supply

The TIDA-01052 reference design aims to highlight system performance increases seen using a negative voltage rail on the analog front end driver amplifiers rather than ground. This concept is relative to all analog front ends, however this design is aimed specifically at automatic test equipment.
Reference designs

TIDA-00732 — 18-bit, 2-Msps Isolated Data Acquisition Reference Design to Achieve Maximum SNR and Sampling Rate

This “18-bit, 2-Msps Isolated Data Acquisition Reference Design to achieve maximum SNR and sampling rate”  illustrates how to overcome performance-limiting challenges typical of isolated data acquisition system design:
  • Maximizing sampling rate by minimizing propagation delay introduced by digital (...)
Reference designs

TIPD169 — 16-Bit, 1MSPS Multiplexed Data Acquisition Reference Design

This design is for a 16-bit 1MSPS single-ended, multiplexed data acquisition system (DAQ) for dc inputs. The system is composed of a 16-bit successive-approximation-register (SAR) analog-to-digital converter (ADC), SAR ADC driver, reference driver, and multiplexer. The design shows the process to (...)
Package Pins Download
SOT-23 (DBV) 6 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos